


Layout out:  
Place these inside socket cavity on North side secondary.




ICCODE:  
for Merom processors  
recommended design  
target is 44A

ICCP:  
before vccore stable  
peak current is 4.5A  
2.after vccore stable  
continue current is  
2.5A

ICCA 130mA



Layout Note:  
Place C105 near PIN  
B26.



Merom Ball-out Rev 1a

**PROJECT : AT3**  
**Quanta Computer Inc.**


Size Custom	Document Number Merom Processor (POWER)	Rev 1A
Date: Thursday, January 11, 2007		
Sheet 4 of 48		



**PROJECT : AT3**  
**Quanta Computer Inc.**





Size B	Document Number THERMAL LM86	Rev 1A
Date: Thursday, January 11, 2007		
Sheet 5 of 48		

NB5/RD1/HW2


































**LVDS Disable/Enable guideline**  
External VGA with EVpart, Internal VGA with IV@ part

Signal	If SDVO Disable LVDS Disable	If LVDS enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCCD_TX_LVDS	GND	1.8V

**CRT/TV Disable/Enable guideline**  
External VGA with EVpart, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TV_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TV_DAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TVA_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TV@_DAC	3.3V	GND	VCCSYNC	3.3V	GND



**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number Crestline (VSS)	Rev 1A
Date: Thursday, January 11, 2007		Sheet 11 of 48


## Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal  
 CFG[17:3] Have internal Pull-up  
 CFG[18:19] Have internal Pull-down  
 Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIe concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port


**DMI X2 Select**

MCH_CFG_5	Low = DMIX2 High = IDMIX4(Default)
-----------	---------------------------------------




**DMI Lane Reversal**

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




**XOR /ALLZ /Clock Un-gating**

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



**PCI Express Graphics**


MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--



**SDVO Present**  
 Strap define at External DVI control page


**FSB Dynamic ODT**

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---



**SDVO/PCIe Concurrent operation**

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---





**PROJECT : AT3**  
 Quanta Computer Inc.





# DDRII DUAL CHANNEL A,B.

## DDRII A CHANNEL

## DDRII B CHANNEL






Layout note: Place one cap close to every 2 pullup resistors terminated to SMDRR\_VTERM






		<b>PROJECT : AT3</b> Quanta Computer Inc.	
		Size B NBS/RD1/HW2	Document Number DDRII RES.ARRAY
Date: Thursday, January 11, 2007		Sheet 13 of 48	









**C34: PUN issue reserve U54,C950,c949,R726,R727**



**PROJECT : AT3**  
Quanta Computer Inc.



Size Custom	Document Number NVG73M (LVDS/DVI/CRT/TV)	Rev 1A
Date: Thursday, January 11, 2007		Sheet 15 of 48

NBS/RD1/HW2



**PCI DEVICE**

PCI_DEVICE[3:0]	DESCRIPTION
1000	G72M/G73M
0110	G72M-Z
0111	G72M-V/G73M-V
others	Reserved



G72M VRAM Configuration Table


RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
0001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
0010	DDR2 16Mx16x4, 64bit, 128MB	Infinion
0011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
0110	DDR2 32Mx16x4, 64bit, 256MB	Infinion
0111	DDR2 32Mx16x4, 64bit, 256MB	Hynix
1000	DDR2 16Mx16x2, 32bit, 64MB	Elpida
1001	DDR2 16Mx16x2, 32bit, 64MB	Samsung
1010	DDR2 16Mx16x2, 32bit, 64MB	Infinion
1011	DDR2 16Mx16x2, 32bit, 64MB	Hynix
others	Reserved	

G73M VRAM Configuration Table

RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x8, 128bit, 256MB	Elpida
0001	DDR2 16Mx16x8, 128bit, 256MB	Samsung
0010	DDR2 16Mx16x8, 128bit, 256MB	Infinion
0011	DDR2 16Mx16x8, 128bit, 256MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x8, 128bit, 512MB	Samsung
0110	DDR2 32Mx16x8, 128bit, 512MB	Infinion
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix
1000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
1001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
1010	DDR2 16Mx16x4, 64bit, 128MB	Infinion
1011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
1100	Reserved	
1101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
1110	DDR2 32Mx16x4, 64bit, 256MB	Infinion
1111	DDR2 32Mx16x4, 64bit, 256MB	Hynix




**VGACORECTL**

HI	G8XM
HI	1.0V
LO	1.1V



YELLOW BLOCK is for G8X chip only





GREEN BLOCK can remove if use G8X



PROJECT : AT3  
Quanta Computer Inc.



















- 17 VMA\_DQ[63..0]
- 17 VMA\_DM[7..0]
- 17 VMA\_WQS[7..0]
- 17 VMA\_RQS[7..0]

256Mb : AKD5JGAT\*05  
512Mb : AKD59G-T\*01

**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number NVG73M VRAN-1(GDDR2 BGA84)	Rev 1A
Date: Thursday, January 11, 2007		Sheet 18 of 48






256Mb : AKD5JGAT\*05  
512Mb : AKD59G-T\*01


**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number NVG73M VREM-2(GDDR2 BGA84)	Rev 1A
Date: Thursday, January 11, 2007		Sheet 19 of 48




NBS/RD1/HW2



**8X Total power consumption**  
 1. NVDD CORE POWER 1.2 - 1.0  
 -- 11.01A  
 2. PCIE VGA1.2V -- 1.75VA  
 3. FBVDDQ 1.8V ----- 3.12A  
 4. VDD I/O 3.3V ---- 0.49A  
 5. PLL 2.5V ----



For 3.3V swing, we can remove R97, R104 and R98 and replace R7 with 0 Ohm resistor.









MINI CARD PCI-E  
EXPRESS CARD (NEW CARD)

SI-2 Add for support RBSON card


PCI-E-LAN





- USB Connector
- USB Connector
- FINGERPRINT
- Carama USB
- BLUETOOTH
- WWAN
- NEW CARD
- USB Connector
- USB Connector



PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug




25mils/15mils  
Place within 500 mils of ICH7



**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number ICH7-M M PCI E(2/4)	Rev 1A
Date: Thursday, January 11, 2007   Sheet 22 of 48		



**No Reboot strap**

HDA_SPKR	Low = Default
	High = No Reboot


Board ID	15 " PAV UMA 965GM	15" PRE UMA 965GM	15"PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G84MV+256M	17" PAV UMA 965GM
	(0:0:0)	(0:0:1)	(0:1:0)	(0:1:1)	(1:0:0)	(1:0:1)
ID0	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff
ID1	R448 Stuff	R448 Stuff	R688 Stuff	R688 Stuff	R448 Stuff	R448 Stuff
ID2	R689 Stuff	R689 Stuff	R689 Stuff	R689 Stuff	R690 Stuff	R690 Stuff

**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number ICH7-M GPIO(3/4)	Rev 1A
Date: Thursday, January 11, 2007		Sheet 23 of 48




1.5V\_A 1.5A  
1.5V\_B 675mA  
VCC1.05 1.13A




**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number ICH7-M POWER(4/4)	Rev 1A
Date: Thursday, January 11, 2007		Sheet 24 of 48

## CRT PORT




inputs	function
/E	SET
L	L
L	H
H	X





**PROJECT : AT3**  
Quanta Computer Inc.


Size Custom	Document Number CRT/TV_OUT	Rev 1A
Date: Thursday, January 11, 2007 Sheet 25 of 48		




SI-2 change to 2k from Nvidia recommend



SI-2 modified for NVIDIA recommend to use 150 - 220@100MHZ BEAD




DB "short" and reserve common mode choke pads for EMI final tune



## HDMI PORT



LAYOUT must support connectors from JAE, Molex and Acon.







**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number LCD CONN/HDMI CONN	Rev 1A
Date: Thursday, January 11, 2007	Sheet 26 of 48	


## 5 IN1 CARD READER XD, MMC/SD, MS/MSP





bom create 2'nd source



## SCREW HOLE



## EMI PAD








moden cable sprig

	PROJECT : AT3 Quanta Computer Inc.	
	Size Custom	Document Number CARD READER/HOLE
Date: Thursday, January 11, 2007		Rev 1A
NBS/RD1/HW2		Sheet 27 of 48










No Ground Plane In DAA Section

Homologation Area



DESIGN SUBJECT TO CHANGE


SILICON LABORATORIES CONFIDENTIAL




PROJECT : AT3  
Quanta Computer Inc.

Size Custom	Document Number MODEM(DAA)	Rev 1A
Date: Thursday, January 11, 2007		Sheet 31 of 48


### CD-ROM




### USBX2




### USB 0






### USBX1





### USB 1



### SATA\_1 CONNECTOR





$$V_{out} = 1.25(1 + R1/R2)$$





T : Stuffed for RTL8111B(10/100/1000)


E : Stuffed for 8101E(10/100)




Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V

	Q1	Q3
RTL8111B	Need	Need
RTL8101E	N/A	N/A






**PROJECT : AT3**  
Quanta Computer Inc.

Size A3	Document Number LAN POWER	Rev 1A
Date: Thursday, January 11, 2007 Sheet 34 of 48		




# SATA\_2 CONNECTOR


For 17" W Second HDD




# NEWCARD




# BLUETOOTH








SI-2 modified for fix s3 not support wireless LED




FOR CAP SW BOARD CONN




FOR POWER ON SW BOARD






FOR 15.4" LED



FOR WIRELESS LED



## KEYBOARD PULL-UP













**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number <b>LED/KEYBOARD/SW</b>	Rev 1A
Date: Thursday, January 11, 2007   Sheet 36 of 48		





CABLE DOCK


support 6A 200mils  
CX000480005



FAN




# Mini PCI-E Card 1 WLAN



# Mini PCI-E Card 2 WWAN(W/SIM)


WWAN -- have 2.8A 7W power consumption  
power pin 24,39,41  
GND pin 37,43  
need to be careful power rail

SI-2 modified  
(BOM remove C589)











DC/DC +3V\_ALW/+5V\_ALW/+5V\_ALW2 /+12V\_ALW

5 Volt +/- 5%  
 Countinue current:8A  
 Peak current:11A  
 OCP minimum 13A


3.3 Volt +/- 5%  
 Countinue current:5A  
 Peak current:7.5A  
 OCP minimum 10A

Max Power Consumption 1.6W





**+1.5 Volt +/- 5%**  
**Countinue current:6.5A**  
**Peak current:8.5A**  
**OCP minimum 10A**

**+1.05 Volt +/- 5%**  
**Countinue current:13A**  
**Peak current:16A**  
**OCP minimum 20A**



$$V_{out} = (1 + R_a/R_b) \cdot 1$$

	<b>PROJECT : AT3</b>		
	Quanta Computer Inc.		
	Size Custom	Document Number +-1.5V & VCCP+1.05V(MAX8743)	Rev 1A
Date: Thursday, January 11, 2007			Sheet 43 of 48



(44A)

SI-2 add in CPU socket

Do we need pull-high ?

7.23 DELAY\_VR\_PWRGOOD

23 VR\_PWRGD\_CK410#


reserve for power up sequence ---andrew

SI-2 Remove

Sense lines are 18 mil wide, Z0=27.4 Ohm.  
 Use differential routing with 7 mil spacing.  
 Route external layer with solid GND reference (no split planes).  
 Use 25 mil separation from any other signal.

Distribute evenly between N side and S side, preferably on secondary side.  
 Use differential routing away from switch nodes 8771LX1 and 8771LX2

Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.



	PROJECT : AT3	
	Quanta Computer Inc.	
Size Custom	Document Number CPU_CORE(MAX8771)	Rev 1A
Date: Thursday, January 11, 2007 Sheet 44 of 48		




For Discrete Only


1.1 Volt +/- 5%  
 Countinue current:11A  
 Peak current:13.5A  
 OCP minimum 17A

to external  
 VGA core  
 power










*For Discrete Only*




**PROJECT : AT3**  
 Quanta Computer Inc.

Size Custom	Document Number DDR11 1.8VSUS/SMDDR_VTERM	Rev 1A
Date: Thursday, January 11, 2007 Sheet 46 of 48		





 <p>NB5/RD1/HW2</p>	<p><b>PROJECT : AT3</b> Quanta Computer Inc.</p>	
	<p>Size B</p>	<p>Document Number KB3926</p>
<p>Date: Thursday, January 11, 2007 Sheet 48 of 48</p>		