


Akita Block Diagram

Project code : 91.4F501.001
 PCB P/N : 05232
 Revision : SC



SYSTEM DC/DC TPS51120	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3V_S5
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3

MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC MAX8736ETL	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 44A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size: A3 Document Number: **Akita** Rev: **SC**

Date: Thursday, December 01, 2005 Sheet: 1 of 39

Calistoga Strapping Signals and Configuration

page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6		0=Moby Dick 1=Calistoga
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation (Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	Reserved	
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL_DATA	SDVO Present	0 = No SDVO device present (Default) 1 = SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH FWORX In signal.

125CV Spread Spectrum Select

page 3

SS3	SS2	SS1	SS0	Spread Amount%
0	0	0	0	-0.8
0	0	0	1	-1.0
0	0	1	0	-1.25
0	0	1	1	-1.5
0	1	0	0	-1.75
0	1	0	1	-2.0
0	1	1	0	-2.5
0	1	1	1	-3.0
1	0	0	0	+0.3
1	0	0	1	+0.4
1	0	1	0	+0.5
1	0	1	1	+0.6
1	1	0	0	+0.8
1	1	0	1	+1.0
1	1	1	0	+1.25
1	1	1	1	+1.5

PCI Routing

	IDSEL	IRQ	REQ/GNT
R5C832	25		0

ICH7M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs


ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

History



11.18.2004: mini card not ready

ITP Debug Conn.






<Core Design>










緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ITP			
Size A3	Document Number	Akita	Rev SC
Date: Sunday, February 05, 2006		Sheet 2	of 39



IN (3D3V_S0)	EN (6218_PGOOD)	OUT (VTT_PWRGD#)
H	L	H
X	H	Hi - Z



FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	333M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator (IDTCV125PA)**

Size A3 Document Number Akita Rev SC

Date: Sunday, February 05, 2006 Sheet 3 of 39




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (2 of 2)**

Size: A3	Document Number: Akita	Rev: SC
----------	-------------------------------	----------------


Date: Sunday, February 05, 2006 Sheet 5 of 39



Place them near to the chip

U16A		
H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	J6	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	H3	H_D#_4
H_D#5	K2	H_D#_5
H_D#6	G1	H_D#_6
H_D#7	G2	H_D#_7
H_D#8	K1	H_D#_8
H_D#9	K7	H_D#_9
H_D#10	K7	H_D#_10
H_D#11	J8	H_D#_11
H_D#12	H4	H_D#_12
H_D#13	J3	H_D#_13
H_D#14	K11	H_D#_14
H_D#15	G4	H_D#_15
H_D#16	T10	H_D#_16
H_D#17	W11	H_D#_17
H_D#18	T3	H_D#_18
H_D#19	U7	H_D#_19
H_D#20	U9	H_D#_20
H_D#21	U11	H_D#_21
H_D#22	T11	H_D#_22
H_D#23	W9	H_D#_23
H_D#24	T1	H_D#_24
H_D#25	T8	H_D#_25
H_D#26	T4	H_D#_26
H_D#27	W7	H_D#_27
H_D#28	U5	H_D#_28
H_D#29	T9	H_D#_29
H_D#30	W6	H_D#_30
H_D#31	T5	H_D#_31
H_D#32	AB7	H_D#_32
H_D#33	AA9	H_D#_33
H_D#34	W4	H_D#_34
H_D#35	W3	H_D#_35
H_D#36	Y3	H_D#_36
H_D#37	Y7	H_D#_37
H_D#38	W5	H_D#_38
H_D#39	Y10	H_D#_39
H_D#40	AB8	H_D#_40
H_D#41	W2	H_D#_41
H_D#42	AA4	H_D#_42
H_D#43	AA7	H_D#_43
H_D#44	AA2	H_D#_44
H_D#45	AA6	H_D#_45
H_D#46	AA10	H_D#_46
H_D#47	Y8	H_D#_47
H_D#48	AA1	H_D#_48
H_D#49	AB4	H_D#_49
H_D#50	AC9	H_D#_50
H_D#51	AB11	H_D#_51
H_D#52	AC11	H_D#_52
H_D#53	AB3	H_D#_53
H_D#54	AC2	H_D#_54
H_D#55	AD1	H_D#_55
H_D#56	AD9	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AD7	H_D#_58
H_D#59	AC6	H_D#_59
H_D#60	AB5	H_D#_60
H_D#61	AD10	H_D#_61
H_D#62	AD4	H_D#_62
H_D#63	AC8	H_D#_63
H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U11	H_YSCOMP
H_YSWING	W1	H_YSWING
3 CLK_MCH_BCLK	AG2	H_CLKIN
3 CLK_MCH_BCLK#	AG1	H_CLKIN#

HOST




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (1 of 5)**

Size: A3	Document Number: Akita	Rev: SC
----------	------------------------	---------

Date: Sunday, February 05, 2006 Sheet 6 of 39




POWER

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai WJ Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title			GMCH (4 of 5)		
Size	Document Number		Rev		SC
A3	Akita				
Date: Saturday, February 04, 2006			Sheet 9 of 39		






<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
DDR2 Socket			
Title	Document Number	Rev	
	Akita	SC	
Date: Sunday, February 05, 2006	Sheet 11	of	39

PARALLEL TERMINATION



Decoupling Capacitor



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wj Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDR2 Termination Resistor**

Size: A3 Document Number: Akita Rev: SC

Date: Sunday, February 05, 2006 Sheet: 12 of 39


CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift







TV OUT CONN

connector



Place this 2 resistors
close to the TV-out
connector



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title: **CRT/TV Connector**

Size: A3 Document Number: **Akita** Rev: **SC**

Date: Sunday, February 05, 2006 Sheet 13 of 39

LED / INVERTER INTERFACE


LCD/INV CONN







<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LCD/Inverter Connector	
Size	Document Number
Custom	Akita
Date:	Rev
Sunday, February 05, 2006	SC
Sheet 14	of 39






Docking Connector



Hsync & Vsync level shift




S0 = 4V
S3 = 2.5V
S5 = 0V



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wj Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		Board to board conn/ Docking	
Size	Document Number	A3	Akita
Date:	Sunday, February 05, 2006	Sheet	15 of 39




Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

32K suspend clock output



PCIRST# 3V to 5V level shift for HDD & CDROM



A4	VSS[1]	VSS[98]	P28
A23	VSS[2]	VSS[99]	R1
B1	VSS[3]	VSS[100]	R11
B8	VSS[4]	VSS[101]	R12
B11	VSS[5]	VSS[102]	R13
B14	VSS[6]	VSS[103]	R14
B17	VSS[7]	VSS[104]	R15
B20	VSS[8]	VSS[105]	R16
B26	VSS[9]	VSS[106]	R17
B28	VSS[10]	VSS[107]	R18
C2	VSS[11]	VSS[108]	T6
C6	VSS[12]	VSS[109]	T12
C27	VSS[13]	VSS[110]	T13
D10	VSS[14]	VSS[111]	T14
D13	VSS[15]	VSS[112]	T15
D18	VSS[16]	VSS[113]	T16
D21	VSS[17]	VSS[114]	T17
D24	VSS[18]	VSS[115]	U4
E1	VSS[19]	VSS[116]	U12
E2	VSS[20]	VSS[117]	U13
E4	VSS[21]	VSS[118]	U14
E8	VSS[22]	VSS[119]	U15
E15	VSS[23]	VSS[120]	U16
F3	VSS[24]	VSS[121]	U17
F4	VSS[25]	VSS[122]	U24
F5	VSS[26]	VSS[123]	U26
F12	VSS[27]	VSS[124]	V2
F27	VSS[28]	VSS[125]	V13
F28	VSS[29]	VSS[126]	V15
G1	VSS[30]	VSS[127]	V24
G2	VSS[31]	VSS[128]	W6
G5	VSS[32]	VSS[129]	W24
G9	VSS[33]	VSS[130]	W25
G14	VSS[34]	VSS[131]	W26
G18	VSS[35]	VSS[132]	Y3
G21	VSS[36]	VSS[133]	Y24
G24	VSS[37]	VSS[134]	Y27
G25	VSS[38]	VSS[135]	Y28
G26	VSS[39]	VSS[136]	AA1
H3	VSS[40]	VSS[137]	AA25
H4	VSS[41]	VSS[138]	AA26
H5	VSS[42]	VSS[139]	AB4
H24	VSS[43]	VSS[140]	AB6
H27	VSS[44]	VSS[141]	AB11
H28	VSS[45]	VSS[142]	AB14
J1	VSS[46]	VSS[143]	AB16
J2	VSS[47]	VSS[144]	AB19
J5	VSS[48]	VSS[145]	AB21
J24	VSS[49]	VSS[146]	AB22
J25	VSS[50]	VSS[147]	AB24
J26	VSS[51]	VSS[148]	AB25
K24	VSS[52]	VSS[149]	AC2
K27	VSS[53]	VSS[150]	AC5
K28	VSS[54]	VSS[151]	AC9
L13	VSS[55]	VSS[152]	AC11
L15	VSS[56]	VSS[153]	AD1
L24	VSS[57]	VSS[154]	AD3
L25	VSS[58]	VSS[155]	AD4
L26	VSS[59]	VSS[156]	AD7
M3	VSS[60]	VSS[157]	AD8
M4	VSS[61]	VSS[158]	AD11
M5	VSS[62]	VSS[159]	AD15
M12	VSS[63]	VSS[160]	AD19
M13	VSS[64]	VSS[161]	AD23
M14	VSS[65]	VSS[162]	AE2
M15	VSS[66]	VSS[163]	AE4
M16	VSS[67]	VSS[164]	AE8
M17	VSS[68]	VSS[165]	AE11
M24	VSS[69]	VSS[166]	AE13
M27	VSS[70]	VSS[167]	AE18
M28	VSS[71]	VSS[168]	AE21
N1	VSS[72]	VSS[169]	AE24
N11	VSS[73]	VSS[170]	AE25
N12	VSS[74]	VSS[171]	AF2
N13	VSS[75]	VSS[172]	AF4
N14	VSS[76]	VSS[173]	AF8
N15	VSS[77]	VSS[174]	AF11
N16	VSS[78]	VSS[175]	AF28
N17	VSS[79]	VSS[176]	AG1
N18	VSS[80]	VSS[177]	AG3
N24	VSS[81]	VSS[178]	AG7
N25	VSS[82]	VSS[179]	AG11
N26	VSS[83]	VSS[180]	AG14
P3	VSS[84]	VSS[181]	AG17
P4	VSS[85]	VSS[182]	AG20
P12	VSS[86]	VSS[183]	AG25
P13	VSS[87]	VSS[184]	AH1
P14	VSS[88]	VSS[185]	AH3
P15	VSS[89]	VSS[186]	AH7
P16	VSS[90]	VSS[187]	AH12
P17	VSS[91]	VSS[188]	AH23
P24	VSS[92]	VSS[189]	AH27
P27	VSS[93]	VSS[190]	
	VSS[94]	VSS[191]	
	VSS[95]	VSS[192]	
	VSS[96]	VSS[193]	
	VSS[97]	VSS[194]	


<Core Design

ICH7-M-GP


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		ICH7-M (4 of 4)	
Size	Document Number	Rev	
A3	Akita	SC	
Date:	Sunday, February 05, 2006	Sheet	19 of 39


SATA HD Connector



CD-ROM CONNECTOR




USB PORT



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
HD/CDROM			
Title	Document Number	Rev	
A3	Akita	SC	
Date: Sunday, February 05, 2006	Sheet 21	of	39



For SD Card Power


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai WJ Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title			
R5C832/IEEE1394/SD			
Size	Document Number		Rev
A3		Akita	SC
Date: Sunday, February 05, 2006		Sheet 23	of 39

Mini Card Connector

Mini Card Connector 1




Mini Card Connector 2




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wj Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		MINI CARD CONN.	
Size	Document Number	Rev	SC
A3		Akita	
Date: Sunday, February 05, 2006		Sheet	24 of 39




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LAN TEKOA	
Size A3	Document Number Akita
Date: Sunday, February 05, 2006	Rev SC
Sheet 25	of 39

10/100M Lan Transformer



1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil trace width and any other trace.
7. Must not cross ground moat, except RJ-45 moat.




Off : Link 10 Mbps
Green : Link 100 Mbps
Orange : Link 1000 Mbps

Green : Link up
Blinking : TX/RX activity



PIN09 : GREEN
PIN11 : ORANGE
PIN13 : YELLOW

NEWCARD Connector



Place them Near to Chip



Place them Near to Connector




For Newcard socket



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title		New Card	
Size	Document Number	Rev	
A3	Akita	SC	
Date:	Sunday, February 05, 2006	Sheet	26 of 39











<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO CODEC AD1981B**

Size: A3	Document Number: Akita	Rev: SC
----------	-------------------------------	----------------

Date: Sunday, February 05, 2006 Sheet 27 of 39



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		AUDIO	
Size	Document Number	Rev	
A3	Akita	SC	
Date: Sunday, February 05, 2006		Sheet	28 of 39

Internal Keyboard Connector





Keyboard matrix (from vendor)





	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1






TouchPad Connector




CAMERA



Blue thumb



CAPACITY BUTTON









<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **KeyBoard-CONN**



Size: A3 Document Number: **AKita** Rev: **SC**

Date: Sunday, February 05, 2006 Sheet 30 of 39



Boot Device must have ID[3:0] = 0000
 Has internal pull-down resistors
 All may be left floated
 FPET7 Elec. P3-46

GOLDEN FINGER FOR DEBUG BOARD




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wj Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **FWH and Debug**

Size: A3 Document Number: **Akita** Rev: **SC**

Date: Sunday, February 05, 2006 Sheet: 31 of 39



Run Power



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title			PWRPLANE&RESETLOGIC		
Size	Document Number	Rev			
A3		Akita	SC		
Date:	Sunday, February 05, 2006	Sheet	32	of	39

$I_{ocp}=7.0*2 = 14A$
 $R_{ds,on}=17m\ \Omega$
 $V_{cs1}=I_{ocp}*R_{ds,on}=238mV$
 $V_{ILIM}=V_{cs1}/0.1=2.38V$

$I_{ocp}=7.0*2 = 14A$
 $R_{ds,on}=17m\ \Omega$
 $V_{cs2}=I_{ocp}*R_{ds,on}=28mV$
 $V_{ILIM2}=V_{cs2}/0.1=2.38V$

ID8V / 7.0A
OCP >= 14A

ID05V_S0/7A
OCP >= 14A



NEC
 $I_{rms}=7.5A$ ($I_{sat}=10.4A$)
 $DCR=13m\ \Omega$
 $12*12*5.5$

NEC
 $I_{rms}=7.5A$ ($I_{sat}=10.4A$)
 $DCR=13m\ \Omega$
 $12*12*5.5$

$V_{outsetting}=1.820V$

$V_{outsetting}=1.0511V$

$V_{out}=V_{fb}*(1+(R1/R2))$
 Where $V_{fb}=1.0V, R2=10K\ \Omega$

Ton	Frequency (Out1)KHz	Frequency (Out2)KHz
AGND	620	460
REF	485	355
OPEN	345	255
VCC	235	170

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **1D8V_S3/1D5V_S0**


Size A3 Document Number **Akita** Rev **SC**

Date: Sunday, February 05, 2006 Sheet 35 of 39


2D5V_S0
I_omax=300mA



0D9V
I_omax=1A



$$V_o = 0.8 * (1 + (R1/R2))$$




1D5V_S0
I_omax=3A

OCP=6A

Trace Length=3cm
Trace Width=5mils
Trace Resistance>80mohm

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wj Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title 0D9V_LDO/1D2V_LDO/1D5V_LDO/2D5V_LDO			
Size A3	Document Number Akita	Rev SC	
Date: Sunday, February 05, 2006		Sheet 36	of 39



AC_IN Threshold 2.089V Max.
AC_IN > 2.089V --> AC DETECT

AIRLINE_VOLT 29
AD<=17V, disable
charger function


AD+ > 13V
ACOK is H

V_REF : 4.2235V (<500uA)
ISOURCE_MAX =
(0.075/Rx1)*(VCLS/VREF) = 3.16A
So, Constant Power=18.5*3.16=58.46W (90%)


SET CHG OFF :
BAT_CHG_I = (0.075/Rx2)*(VICL/3.6)
LI BAT :
CHG_I_SET = H(6cell),
Charge current = 3.0A
CHG_I_SET = L(12cell),
Charge current = 5.0A

Pre-Charge :
MAX8725 : CHG_I_PRE_SEL = H,
Pre-Charge current = 300mA


Adaptor in to generate DCBATOUT











BATTERY CONNECTOR



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AD/BATT CONN	
Title Size A3	Document Number Akita
Date: Sunday, February 05, 2006	Rev SC
Sheet 38 of 39	



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		MISC	
Size	Document Number	Rev	
A3		Akita	SC
Date: Friday, January 27, 2006		Sheet 39 of 39	