








PROJECT : AT6
Quanta Computer Inc.

Size B	Document Number CPU (1/2)	Rev 1A
Date: Tuesday, August 01, 2006	Sheet 3	of 45



+1.05V
 VCC_CORE +1.05V 2,3,6,9,10,21,24,42
 +1.5V VCC_CORE +1.5V 9,10,22,24,32,35,38,41,42,45





TP_VCCSENSE 44
 TP_VSSSENSE 44
 Connect to PWM , special layout





PROJECT : AT6
 Quanta Computer Inc.

Size B	Document Number CUP (2/2)	Rev 1A
Date: Tuesday, August 01, 2006		Sheet 4 of 45






			PROJECT : AT6 Quanta Computer Inc.	
NB5/RD1/HW2			Date: Tuesday, August 01, 2006	Sheet 6 of 45



 NB5/RD1/HW2	PROJECT : AT6 Quanta Computer Inc.		Rev 1A
	Size B Date: Tuesday, August 01, 2006	Document Number GMCH DDR(2/6)	Sheet 7 of 45

integrater GFX
4600mA



NCTF

Calistoga

MCH_CFG_6 shall be PH !!
depopulate R2504 if use Calistoga



09

100mils



PROJECT : AT6
Quanta Computer Inc.

Size Custom	Document Number GMCH POWER & STRAP(4/6)	Rev 1A
Date: Tuesday, August 01, 2006	Sheet 9	of 45




- POWER**
- VCCSYNC
 - VCC_TXLVD50
 - VCC_TXLVD51
 - VCC_TXLVD52
 - VCC3G0
 - VCC3G1
 - VCC3G2
 - VCC3G3
 - VCC3G4
 - VCC3G5
 - VCC3G6
 - VCCA_3GPPLL
 - VCCA_3GBG
 - VSSA_3GBG
 - VCCA_CRTDAC0
 - VCCA_CRTDAC1
 - VSSA_CRTDAC
 - VCCA_DPLLA
 - VCCA_DPLLB
 - VCCA_HPLL
 - VCCA_LVDS
 - VSSA_LVDS
 - VCCA_MPLL
 - VCCA_TVBG
 - VSSA_TVBG
 - VCCA_TVDACA0
 - VCCA_TVDACA1
 - VCCA_TVDACB0
 - VCCA_TVDACB1
 - VCCA_TVDACC0
 - VCCA_TVDACC1
 - VCCD_HMPLL0
 - VCCD_HMPLL1
 - VCCD_LVDS0
 - VCCD_LVDS1
 - VCCD_LVDS2
 - VCCD_TVDAC
 - VCCD_QTVDAC
 - VCCAUX0
 - VCCAUX1
 - VCCAUX2
 - VCCAUX3
 - VCCAUX4
 - VCCAUX5
 - VCCAUX6
 - VCCAUX7
 - VCCAUX8
 - VCCAUX9
 - VCCAUX10
 - VCCAUX11
 - VCCAUX12
 - VCCAUX13
 - VCCAUX14
 - VCCAUX15
 - VCCAUX16
 - VCCAUX17
 - VCCAUX18
 - VCCAUX19
 - VCCAUX20
 - VCCAUX21
 - VCCAUX22
 - VCCAUX23
 - VCCAUX24
 - VCCAUX25
 - VCCAUX26
 - VCCAUX27
 - VCCAUX28
 - VCCAUX29
 - VCCAUX30
 - VCCAUX31
 - VCCAUX32
 - VCCAUX33
 - VCCAUX34
 - VCCAUX35
 - VCCAUX36
 - VCCAUX37
 - VCCAUX38
 - VCCAUX39
 - VCCAUX40






PROJECT : AT6
Quanta Computer Inc.

Size Custom	Document Number GMCH POWER2(5/6)	Rev 1A
Date: Tuesday, August 01, 2006		Sheet 10 of 45


+1.05V	+1.05V	2,3,4,6,9,21,24,42
+1.5V	+1.5V	4,9,22,24,32,35,38,41,42,45
+V1.5_PCIE	+V1.5_PCIE	8
2.5V	2.5V	15,40,45
3V	3V	2,5,8,12,13,14,15,16,20,21,22,23,24,25,28,31,32,35,36,37,40,45



1885mA-DDR2 DLL,DDR2&FSB HSI0





+1.05V	+1.05V	2,3,4,6,9,21,24,42
+1.5V	+1.5V	4,9,22,24,32,35,38,41,42,45
+V1.5_PCIE	+V1.5_PCIE	8
2.5V	2.5V	15,40,45
3V	3V	2,5,8,12,13,14,15,16,20,21,22,23,24,25,28,31,32,35,36,37,40,45




DDRII DUAL CHANNEL A,B.




DDRII A CHANNEL



DDRII B CHANNEL





Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM





PROJECT : AT6
Quanta Computer Inc.

Size B	Document Number DDRII RES.ARRAY	Rev 1A
Date: Tuesday, August 01, 2006		
Sheet 13	of 45	


OPTION SIGNAL FROM NB FOR UMA VGA




OPTION SIGNAL FROM Nvidia to VGA




C34: PUN issue reserve
U54,C950,c949,R726,R727




$V_{out} = 1.25 (1 + R_a / R_b)$



Close to GPU





FOR G72M/G73M only



C33: PUN issue
change pull high 1.5K
to 2K R544,R115


MV2_Change to 5V.



C35: PUN issue add
L90,L91 option



FOR IFPC VDD LEAKAGE CIRCUIT

SPREAD SPECTRUM




I2C ADDRESS: 0xD4H


	PROJECT : AT6	
	Quanta Computer Inc.	
Size Custom	Document Number NVG73M (LVDS/DVI/CRT/TV)	Rev 2A
Date: Tuesday, August 01, 2006	Sheet 15	of 45





PCI_DEVICE[3:0]	DESCRIPTION
1000	G72M/G73M
0110	G72M-Z
0111	G72M-V/G73M-V
others	Reserved



**C36: PUN issue change pull down 10K to 2K
R117,R545,R116,R539**



VGACORECTL	G73M
HI	1.0V
LO	1.1V






G72M VRAM Configuration Table

RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
0001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
0010	DDR2 16Mx16x4, 64bit, 128MB	Infineon
0011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
0110	DDR2 32Mx16x4, 64bit, 256MB	Infineon
0111	DDR2 32Mx16x4, 64bit, 256MB	Hynix
1000	DDR2 16Mx16x2, 32bit, 64MB	Elpida
1001	DDR2 16Mx16x2, 32bit, 64MB	Samsung
1010	DDR2 16Mx16x2, 32bit, 64MB	Infineon
1011	DDR2 16Mx16x2, 32bit, 64MB	Hynix
others	Reserved	

G73M VRAM Configuration Table






RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x8, 128bit, 256MB	Elpida
0001	DDR2 16Mx16x8, 128bit, 256MB	Samsung
0010	DDR2 16Mx16x8, 128bit, 256MB	Infineon
0011	DDR2 16Mx16x8, 128bit, 256MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x8, 128bit, 512MB	Samsung
0110	DDR2 32Mx16x8, 128bit, 512MB	Infineon
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix
1000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
1001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
1010	DDR2 16Mx16x4, 64bit, 128MB	Infineon
1011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
1100	Reserved	
1101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
1110	DDR2 32Mx16x4, 64bit, 256MB	Infineon
1111	DDR2 32Mx16x4, 64bit, 256MB	Hynix







FOR BATTERY MODE FUNCTION
GFX_GPIO12=H ENABLE
GFX_GPIO12=L DISABLE

PROJECT : AT6
Quanta Computer Inc.

Size Custom	Document Number NVG73M (ROM/GPIO/STRAP)	Rev 2A
Date: Tuesday, August 01, 2006		Sheet 16 of 45






G72M-Z: NO STUFF
 G72M: 120 ohm
 G73M: 480 ohm






256Mb : AKD5JGAT*05
 512Mb : AKD59G-T*01

	PROJECT : AT6	
	Quanta Computer Inc.	
Size Custom	Document Number NVG73M VRAN-1(GDDR2 BGA84)	Rev 1A
Date: Tuesday, August 01, 2006	Sheet 18 of 45	



G72M-Z: NO STUFF
 G72M: 120 ohm
 G73M: 480 ohm




17 VMC_DQ[63..0]
 17 VMC_DM[7..0]
 17 VMC_WDQS[7..0]
 17 VMC_RDQS[7..0]

256Mb : AKD5JGAT*05
 512Mb : AKD59G-T*01


	PROJECT : AT6 Quanta Computer Inc.	
	Size Custom Date: Tuesday, August 01, 2006	Document Number NVG73M VREM-2(GDDR2 BGA84)

CKL:C1/C2: 18pF -> CL:12.5pF
 C1/C: 10pF -> CL Value = 8.5pF








ICH7 internal VR enable strap

	INTVRMEN
Enable (default)	1
Disable	0



PROJECT : AT6
 Quanta Computer Inc.

MINI CARD PCI-E
EXPRESS CARD (NEW CARD)



Carama USB
Docking
Bluetooth Module
Mini PCI-E
NEW CARD

ICH7 Boot BIOS select

STRAP	GNT4#	GNT5#
LPC	1	1
SPI	0	1


(default)

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD21	INTA#, INTB#	RICOH832

Don't connect to PCI device / Express card

PROJECT : AT6
Quanta Computer Inc.

Size Custom	Document Number ICH7-M M PCI E(2/4)	Rev 1A
Date: Tuesday, August 01, 2006		Sheet 22 of 45



3V TOTAL 0.33A
 +1.5V TOTAL 1.01A
 3V_S5 TOTAL 52mA

Original 2700 P/N
 CH7270LM885

C4: 3V_S5 change to
 3V

1.4mA


BOM check
 82573L/82562GZ need
 Del R423 stuff R415




PROJECT : AT6
 Quanta Computer Inc.

CRT SWITCH



CRT PORT 25



C5: bom del C55,R505




Bom Add




close conn within 600mils

Bom Del U27,U28,U29






MV_change net


TV_SWITCH




C6: bom del C658,R485




4 IN1 CARD READER XD,MMC/SD,MS/MSP





C7: change CN36 footprint




bom create 2'nd source



C_ Delete reserve circuit for card reader power.






SCREW HOLE MV_Change footprint



MV_Change to NPTH hole

EMI PAD











C8: Add lock bluetooths cable sprig

	PROJECT : AT6 Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number CARD READER/HOLE	Date: Tuesday, August 01, 2006
		Sheet 27 of 45	

VDDIO is used in determining which HD Audio bus voltage is present on the system. When VDDIO is +1.5V, the device will use 1.5v signaling on the HDA interface pins; when VDDIO is +3.3v, the device will use 3.3v signaling on the HDA interface pins.


For associated Line Side Device portion of this design see Conexant RD02-D450 reference schematic



PROJECT : AT6
Quanta Computer Inc.


Size Custom	Document Number Azalia CONEXANT20549-12	Rev 1A
Date: Tuesday, August 01, 2006		Sheet 28 of 45

Revision History		
REV	Description	Date
0	Initial Release	April 26, 2005



	PROJECT : AT6 Quanta Computer Inc.	
	Size: Custom Date: Tuesday, August 01, 2006	Document Number: MODEM(DAA) Sheet: 29 of 45

MV_C710 change to CH 6 1 0 2 M 9 9 0 0.
MV_C698 change to CH 5 4 7 2 M 9 9 0 1.




C11: Add R740, R741 0 ohm (0402)

C37: Add R708, D46, D47

0312 Gain Table


GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB



C38: EMI request add R525 0 ohm, R226, R234 del 0 ohm, R524, R526 change from 0 ohm to 0.1u


INT. SPEAKER

C12: change L17, L18, L19, L20 value to 240 Ohm



PCSPK BEEP




C13: Del Q57, R715, R554, C714 Add C938, U51, R774, R743, U52, C939, R563








PROJECT : AT6
Quanta Computer Inc.

Size Custom	Document Number JACK/AMP_TAP0312	Rev 2A
Date: Tuesday, August 01, 2006 Sheet 30 of 45		



USBX2



CD-ROM






SATA_1 CONNECTOR



T : Stuffed for 82573L(10/100/1000)

E : Stuffed for 8256GZ/GX(10/100)




C39: EMI request giga lan
R174,R146 change to
CX002125008


PD - To disable internal 2.5V regulator.
PH - To enable internal 2.5V regulator.
It's just for 82573E using.

SATA_2 CONNECTOR


For 17"W Second HDD










NEWCARD





BLUETOOTH






KEYBOARD PULL-UP





		PROJECT : AT6	
		Quanta Computer Inc.	
Size Custom	Document Number	Rev 2A	
	LED/KEYBOARD/SW		
Date: Tuesday, August 01, 2006		Sheet 36	of 45

C23: SLP_BTN# change to DNBSWON# Add R753




C24: add R731 for SERR#




STRAP PIN


Table with 3 columns: MYO, MY1, MY2, MY3 and 2 columns: TP_TEST, TP_PLL, TP_SPI, TP_ISP. It lists test modes and their corresponding strap pin configurations.




BIOS 1M FLASH ROM





C25: layout Move L48,L49,C500,C501 in order to avoid insert K/B



C26: Change CN8 footprint




MV_Change CIR_IN to 5VP_CPU





PROJECT : AT6 Quanta Computer Inc. Size Custom Document Number KB3920/ROM/TP Rev 2A Date: Tuesday, August 01, 2006 Sheet 37 of 45

C28: Del R1,R2,R3,R5,R477,R478,R479,R480,R476,R12,R475,R474,R22


CABLE DOCK






FAN




C30: Add PD22 for 12cell battery issue







PROJECT : AT6
Quanta Computer Inc.

Size Custom	Document Number DDRII 1.8VSUS/SMDDR_VTERM	Rev 2A
Date: Tuesday, August 01, 2006		Sheet 41 of 45








Sense lines are 18 mil wide, Z0=27.4 Ohm.
 Use differential routing with 7 mil spacing.
 Route external layer with solid GND reference
 (no split planes).
 Use 25 mil separation from any other signal.

Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.



distribute evenly between N side and S side, preferably on secondary side.
 Use differential routing away from switch nodes 8771LX1 and 8771LX2

