


PCB STACK UP


LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT



04-- 0402 footprint
06-- 0603 footprint
08-- 0805 footprint
12-- 1206 footprint
F-- 1% tolerance

AT3 BLOCK DIAGRAM


01







Layout Note:
Place voltage divider within 0.5" of GTLREF pin





FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0





ITP disable guidelines			
Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP

Note: Populate R5, R8, C372 & R430 when ITP connector is populated.

For the purpose of testability, route these signals through a ground referenced Z0 = 550hm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.


Note: H_DPRTSTP need to daisy chain from ICH8 to INV6 to CPU.









PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number Merom Processor (POWER)	Rev 1A
Date: Monday, September 11, 2006	Sheet 4 of 48	





H_D#0	E2	H_D#0
H_D#1	G2	H_D#1
H_D#2	G7	H_D#2
H_D#3	M6	H_D#3
H_D#4	H7	H_D#4
H_D#5	H3	H_D#5
H_D#6	G4	H_D#6
H_D#7	F3	H_D#7
H_D#8	N8	H_D#8
H_D#9	H2	H_D#9
H_D#10	M10	H_D#10
H_D#11	N12	H_D#11
H_D#12	N9	H_D#12
H_D#13	H5	H_D#13
H_D#14	P13	H_D#14
H_D#15	K9	H_D#15
H_D#16	M2	H_D#16
H_D#17	W10	H_D#17
H_D#18	Y8	H_D#18
H_D#19	V4	H_D#19
H_D#20	M3	H_D#20
H_D#21	J1	H_D#21
H_D#22	N5	H_D#22
H_D#23	N3	H_D#23
H_D#24	W6	H_D#24
H_D#25	W5	H_D#25
H_D#26	N2	H_D#26
H_D#27	Y7	H_D#27
H_D#28	Y9	H_D#28
H_D#29	P4	H_D#29
H_D#30	W3	H_D#30
H_D#31	N1	H_D#31
H_D#32	AD12	H_D#32
H_D#33	AE3	H_D#33
H_D#34	AD9	H_D#34
H_D#35	AC9	H_D#35
H_D#36	AC7	H_D#36
H_D#37	AC14	H_D#37
H_D#38	AD11	H_D#38
H_D#39	AC11	H_D#39
H_D#40	AB2	H_D#40
H_D#41	AD7	H_D#41
H_D#42	AB1	H_D#42
H_D#43	Y3	H_D#43
H_D#44	AC6	H_D#44
H_D#45	AE2	H_D#45
H_D#46	AC5	H_D#46
H_D#47	AG3	H_D#47
H_D#48	AJ9	H_D#48
H_D#49	AH8	H_D#49
H_D#50	AJ14	H_D#50
H_D#51	AE9	H_D#51
H_D#52	AE11	H_D#52
H_D#53	AH12	H_D#53
H_D#54	AJ5	H_D#54
H_D#55	AH5	H_D#55
H_D#56	AJ6	H_D#56
H_D#57	AE7	H_D#57
H_D#58	AJ7	H_D#58
H_D#59	AJ2	H_D#59
H_D#60	AE5	H_D#60
H_D#61	AJ3	H_D#61
H_D#62	AH2	H_D#62
H_D#63	AH13	H_D#63



HOST

H_A#_3	J13	H_A#3
H_A#_4	B11	H_A#4
H_A#_5	C11	H_A#5
H_A#_6	M11	H_A#6
H_A#_7	C15	H_A#7
H_A#_8	F16	H_A#8
H_A#_9	L13	H_A#9
H_A#_10	G17	H_A#10
H_A#_11	C14	H_A#11
H_A#_12	K16	H_A#12
H_A#_13	B13	H_A#13
H_A#_14	L18	H_A#14
H_A#_15	J17	H_A#15
H_A#_16	B14	H_A#16
H_A#_17	K19	H_A#17
H_A#_18	P15	H_A#18
H_A#_19	B17	H_A#19
H_A#_20	B16	H_A#20
H_A#_21	H20	H_A#21
H_A#_22	L19	H_A#22
H_A#_23	D17	H_A#23
H_A#_24	M17	H_A#24
H_A#_25	N16	H_A#25
H_A#_26	J19	H_A#26
H_A#_27	B18	H_A#27
H_A#_28	E19	H_A#28
H_A#_29	B17	H_A#29
H_A#_30	B15	H_A#30
H_A#_31	E17	H_A#31
H_A#_32	C18	H_A#32
H_A#_33	A19	H_A#33
H_A#_34	B19	H_A#34
H_A#_35	N19	H_A#35
H_ADS#	G12	H_ADS#
H_ADSTB#_0	H17	H_ADSTB#_0
H_ADSTB#_1	G20	H_ADSTB#_1
H_BNR#	C8	H_BNR#
H_BPR#	E8	H_BPR#
H_BREQ#	E12	H_BREQ#
H_DEFER#	D6	H_DEFER#
H_DBSY#	C10	H_DBSY#
HPLL_CLK	AM5	CLK_MCH_BCLK_2
HPLL_CLK#	AM7	CLK_MCH_BCLK#_2
H_DPWR#	H8	H_DPWR#
H_DRDY#	K7	H_DRDY#
H_HIT#	E4	H_HIT#
H_HITM#	C6	H_HITM#
H_LOCK#	G10	H_LOCK#
H_TRDY#	B7	H_TRDY#
H_DINV#_0	K5	H_DINV#_0
H_DINV#_1	L2	H_DINV#_1
H_DINV#_2	AD13	H_DINV#_2
H_DINV#_3	AE13	H_DINV#_3
H_DSTBN#_0	M7	H_DSTBN#_0
H_DSTBN#_1	K3	H_DSTBN#_1
H_DSTBN#_2	AD2	H_DSTBN#_2
H_DSTBN#_3	AH11	H_DSTBN#_3
H_DSTBP#_0	L7	H_DSTBP#_0
H_DSTBP#_1	K2	H_DSTBP#_1
H_DSTBP#_2	AC2	H_DSTBP#_2
H_DSTBP#_3	AJ10	H_DSTBP#_3
H_REQ#_0	M14	H_REQ#_0
H_REQ#_1	E13	H_REQ#_1
H_REQ#_2	A11	H_REQ#_2
H_REQ#_3	H13	H_REQ#_3
H_REQ#_4	B12	H_REQ#_4
H_RS#_0	E12	H_RS#_0
H_RS#_1	D7	H_RS#_1
H_RS#_2	D8	H_RS#_2




PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number Crestline (HOST)	Rev 1A
Date: Monday, September 11, 2006	Sheet 6 of 48	





PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number Crestline (DDR)	Rev 1A
Date: Monday, September 11, 2006	Sheet 8 of 48	



GMCH 1.05V	current(A)	Remark
VCC Core	1.573	(1.3A for external
VCC_AXG	7.7	65K integrated Gfx
VCC_AXD	0.2	
VTT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	



PROJECT : AT3
Quanta Computer Inc.


Size Custom	Document Number Crestline (VSS)	Rev 1A
Date: Monday, September 11, 2006	Sheet 11 of 48	

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port


DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMX4(Default)
-----------	--------------------------------------




FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---




XOR /ALLz /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--



SDVO Present

Strap define at External DVI control page





PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number 10 -- GMCH STRAP-3(6 of 6)	Rev 1A
Date: Monday, September 11, 2006	Sheet 12 of 48	


DDRII DUAL CHANNEL A, B.

13




DDRII A CHANNEL





DDRII B CHANNEL









Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM



















PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
NB5/RD1/HW2	NVG73M VRAN-1(GDDR2 BGA84)	
Date: Monday, September 11, 2006	Sheet 18 of 48	





256Mb : AKD5JGAT*05
512Mb : AKD59G-T*01





PROJECT : AT3
Quanta Computer Inc.


Size Custom	Document Number NVG73M VREM-2(GDDR2 BGA84)	Rev 1A
Date: Monday, September 11, 2006	Sheet 19 of 48	




















5 IN1 CARD READER XD, MMC/SD, MS/MSP





bom create 2'nd source





SCREW HOLE




EMI PAD






* NOT Use EEPROM :
R199 : installed (57pin pull hi)
R207,U15,C198 : NOT installed

* Use EEPROM :
R207,U15,C198 : installed
R199 : NOT installed (57 pin pull low)






* TPA/TPA#, TPB/TPB# pair trace : As close as possible.
* TPA/TPA#, TPB/TPB# pair trace : Same length electrically. And layout with shields.
* Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).



PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number RICOH832 Controller	Rev 1A
Date: Monday, September 11, 2006	Sheet 28 of 48	





DESIGN SUBJECT TO CHANGE

SILICON LABORATORIES CONFIDENTIAL




NB5/RD1/HW2


PROJECT : AT3
Quantia Computer Inc.

Size Custom	Document Number MODEM(DAA)	Rev 1A
Date: Monday, September 11, 2006 Sheet 31 of 48		



CD-ROM




USBX2




USB 0




USB 1




USBX1



USB CAMERA CONNECT




SATA_1 CONNECTOR



SI-1 add

USB fingerprint CON



3.6V-CAMARA

High max

1.6 mm

U49 G836T24U

VOUT

VIN

GND

C880 10U/10V/06

C879 1U/6.3V/04

5VSUS

SI-1 modified from HP request



PROJECT : AT3
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
NB5/RD1/HW2	SATA HDD/CD-ROM/USBX3	
Date: Monday, September 11, 2006	Sheet 32 of 48	

T : Stuffed for RTL8111B(10/100/1000)


giga LAN part number AJ081110006

E : Stuffed for 8101E(10/100)

33



for 93C56 used. NC if 93C46 is used.



if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)





PROJECT : AT3
Quanta Computer Inc.

Size Custom Document Number
RTL8111B/8111C/8101E
Date: Monday, September 11, 2006 Sheet 33 of 48
Rev 1A

T : Stuffed for RTL8111B(10/100/1000)

E : Stuffed for 8101E(10/100)



Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V


	Q1	Q3
RTL8111B	Need	Need
RTL8101E	N/A	N/A



PROJECT : AT3
Quanta Computer Inc.


Size A3	Document Number LAN POWER	Rev 1A
Date: Monday, September 11, 2006	Sheet 34 of 48	

SATA_2 CONNECTOR For 17"W Second HDD





NEWCARD

35




BLUETOOTH






PIN NAME	USE KB3920 ISA_BUS BIOS	USE KB3920/KB3926 SPI BIOS
MEPACK	R772	R771
ACIN	R774	R773
VOLME_UP#	R776 R801	R775
VOLME_DN#	R778 R802	R777
SIM_DETECT	R780 R803	R779
RF_SW#	R782 R804	R781
S5_ON	R784 R797	R783
SUSON	R786 R798	R785
MAINON	R788 R799	R787
LAN_POWER	R790 R800	R789
LAN_REST	R792	R791
LID_EC#	R796	R795
SLPBTN#	R794	R793




STRAP PIN



MY2	49	TP_SPI: Default flash access Low: Boot from SPI flash part HIGH: Boot from ISA flash part
MY3	50	TP_ISP: In System Programming Mode Low: ISP mode HIGH: Normal Mode




BIOS 1M FLASH ROM




TOUCH PAD CONNECTOR






Mini PCI-E Card 1 WLAN



Mini PCI-E Card 2 WWAN(W/SIM)

```
WWAN -- have 2.8A 7W power
consumption
power pin 24,39,41
GND pin 37,43
need to be careful power rail
```




PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number MINI CARD X2	Rev 1A
Date: Monday, September 11, 2006		Sheet 39 of 48


MINI PCI TYPE III SLOT

40


INTC#, INTD#
REQ1#/GNT1#
D_ID : AD22



C30: Add PD22 for 12cell battery issue





DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW



+1.5 Volt +/- 5%
Countinue current:6.5A
Peak current:8.5A
OCp minimum 10A

+1.05 Volt +/- 5%
Countinue current:13A
Peak current:16A
OCp minimum 20A








1.1 Volt +/- 5%
 Countinue current:11A
 Peak current:13.5A
 OCP minimum 17A

to external
 VGA core
 power



(16.25A)

V_PWRCNTL	NVIDIA G3
HI	1.0V
LO	1.1V






1.8 Volt +/- 5%
Countinue current:12A
Peak current:15A
OCP minimum 18A



PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number DDRII 1.8VSUS/SMDDR_VTERM	Rev 1A
Date: Monday, September 11, 2006	Sheet 46 of 48	



PROJECT : AT3
Quanta Computer Inc.

Size B	Document Number KB3926	Rev 1A
Date: Monday, September 11, 2006 Sheet 48 of 48		