

Wistron Confidential

SI2

2009/09/10

REV : SI2-01


<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		
NORN 3.0		
Size A3	Document Number NORN 3.0	Rev SE
Date: Thursday, September 10, 2009	Sheet 1	of 57

Norn3.0 BLOCK DIAGRAM





<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>Change Notes List</i>			
Size A3	Document Number NORN 3.0		Rev SE
Date:	Monday, August 17, 2009	Sheet 3	of 57

Voltage Rails

o MEANS ON x MEANS OFF

power plane State	+3VL VL	+3VALW +5VALW	+1.5V +0.75VS	+5VS +3VS +1.8VS +1.5VS +VCCP +1.05VS +VCC_CORE +VCC_GFXCORE	+3VM +1.05VM	CLOCK
S0	O	O	O	O	O	O
S3/M1	O	O	O	X	O	O
S3	O	O	O	X	O	O
S5 S4/AC	O	O	X	X	X	O
S5 S4/Battery only	O	X	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X	X

PCI Devices

EETERNAL	IDSEL#	REQ/GNT#	PIRQ
Cardreader & 1394	AD22	2	G,E

DMA Channel	Device
DMA0	Modem/LAN
DMA1	ECP
DMA2	Floppy Disk
DMA3	Audio
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

USB PORT#	Destination
0	Walk-up1 (Right Side)
1	Walk-up2 (Right Side)
2	Walk-up3 (Left Side)
3	Free
4	EXPRESS SLOT
5	Free
6	WLAN
7	Free
8	Bluetooth
9	WWAN
10	Fingerprint
11	Dock1 (HUB)
12	Webcam
13	Dock2 (IDE)


Symbols	Description
DY/DUMMY	No install
1KR2J	Resistor 1K ohm ,Size 0402 ,5%
1KR3F	Resistor 1K ohm ,Size 0603 ,1%
GP	ROHS parts
NC	Pin no connect to anything


IRQ	Device
0	System Timer
1	Keyboard
2	N/A
3	Serial port (COM2) ,LAN/Modem
4	Serial port (COM1)
5	Audio/VGA
6	Floppy
7	Parallel port
8	System CMOS/Real-time clock
9	Microsoft ACPI
10	N/A, Modem, LAN
11	Mass storage control/PCI simple communication control
12	synactic PS2 port GlidePAD
13	Numeric Data Process
14	Primary IDE interface ,HDD
15	Secondary IDE interface ,CD-ROM
16	Mobile Intel Crestline Express Chipset Family Microsoft UAA Bus Drive for High Definition Audio Intel 82801H (ICH8 Family) PCI Express Root Port -27D0 Broadcom NetXtreme Gigabit Ethernet
17	Intel 82801H (ICH8 Family) PCI Express Root Port -27D2 Broadcom 802.11b/g WLAN Intel 82801H (ICH8 Family) USB Universal Host Control
18	Intel 82801H (ICH8 Family) USB Universal Host Control Richo R5C853 Integrates FlashMedia Control Richo R5C853 Gemcore based SmartCard Control
19	Intel 82801H (ICH8 Family) PCI Express Root Port -27D6 Intel 82801H (ICH8 Family) USB Universal Host Control
20	Intel 82801H (ICH8 Family) USB Universal Host Control Intel 82801H (ICH8 Family) USB2 Enhanced Host Control
21	Intel 82801H (ICH8 Family) USB Universal Host Control
22	SDA Standard Compliant SD Host Control
23	HP Mobile Data Protection Sensor


<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Notes List			
Size A3	Document Number		Rev
	NORN 3.0		SE
Date:	Monday, August 17, 2009	Sheet	4 of 57

trace lenth <0.5"








Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V

H_VTTVID1 = Low, 1.1V

H_VTTVID1 = High, 1.05V



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Auburndale(4/8)-POWER


Size
A3


Document Number

NORN 3.0


Rev
SE

Date: Thursday, September 10, 2009 Sheet 8 of 57








CFG Straps for Processor




Only temporary for early CFD samples (rPGA/BGA)





BGA Ball Cracking Prevention and Detection




<Core Design>





4 WIRE PWM Fan Control circuit



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

SMSC2113 Thermal Sensor

Size

Document Number




NORN 3.0

Rev


SE

Date: Thursday, September 10, 2009

Sheet 13 of 57





Layout Note:
Place these Caps near SO-DIMMA.



For ME/AMT debug.
Place JP0 so that it is accessible under the keyboard.

Place these caps close to VTT1 and VTT2.






No need to place those cap. near PCH1.


EXP




WLAN



NIC






0608 SI1 0626 SI1



EXP





WLAN




DDR_THERMAL

INTEL LAN

EC_CAP



0608 SI1



Layout Notes:

Make sure that the stubs to the test points (CLK_PCI_FB, CLK_BUF_BCLK, CLK_BUF_BCLK#, XTAL25_OUT) in the layout are as short as possible on the high speed signals.

<Core Design>





wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **PCH(2/9)-PCIE+SMBUS+CLK**


Size: A3 Document Number: **NORN 3.0** Rev: SE

Date: Thursday, September 10, 2009 Sheet: 17 of 57






Place Close IbexPeak-M






CRT Termination/EMI Filter

T-Filter network should be placed near IbexPeak-M.




<Core Design>




A16 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3	Low=A16 swap override/Top-Block Swap Override enable High=Default
-----------	---



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	IPC*
0	1	Reserved (NAND)
1	0	PCI
1	1	SPT



54 PCI_AD[0..31] <<<



PCI



USB





DMI Termination Voltage

NV_CLE	Set to Vss when Low. Set to Vcc when High.
--------	---



Danbury Technology:
Disabled when Low.
Enable when High.

USB

Pair	Device
0	USB1
1	USB2
2	USB3
3	Free
4	EX-P
5	Free
6	WLAN
7	Free
8	BLUETOOTH
9	WWAN
10	FignerPrint
11	DOCK1 (HUB)
12	WEBCAM
13	DOCK2 (ODD)



The stubs between these resistors and the signals to PCH XDP need to be as short as possible.



<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title


PCH(5/9)-PCI+USB+NVRAM




Size A3 Document Number

NORN 3.0

Date: Thursday, September 10, 2009 Sheet 20 of 57

Rev SE






<Core Design>





wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **PCH(9/9)-GND**


Size A3	Document Number NORN 3.0	Rev SE
Date: Monday, August 17, 2009	Sheet 24	of 57

Place those AFTP at bottom side.







CL=20pF±0.2pF



Layout Notes:

Make sure that the stubs to the test points (CK_PWRGD, CLK_EN#, GEN_XTAL_OUT) in the layout are as short as possible on the high speed signals.

FSC	0	1
SPEED	133MHz (Default)	100MHz




<Core Design>

wistron



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title				SE
Clock Generator SLG8SP585				
Size	Document Number			Rev
A3	NORN 3.0			
Date:	Thursday, September 10, 2009	Sheet	26 of 57	

CRT connector




Place near the CRT connector



PLACE CLOSE TO VGA


Layout Note: D_HSYNC & D_VSYNC should be routed to docking connector then to VGA connector






PLACE CLOSE TO VGA

<Core Design>

eDP CONN





LCD POWER CIRCUIT




<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
LCD CONN.			
Size A3	Document Number NORN 3.0		Rev SE
Date: Thursday, September 10, 2009	Sheet 28 of 57		



SATA HDD



Place them Near to Connector



NEWCARD Connector




<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title			Rev
HDD /NEW CARD CONN.			SE
Size	Document Number		
A3	NORN 3.0		
Date:	Thursday, September 10, 2009	Sheet	29 of 57




0825 SI2



Place this capacitor close to the U140



0608 SI1



Layout Notes:

Make sure that the stubs to the test points(XTAL2) in the layout are as short as possible on the high speed signals.

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Intel 82577 BavoZ

Size

Document Number


NORN 3.0

Rev


SE

Date: Thursday, September 10, 2009

Sheet 30 of 57



Note : MDO[3..0]+ signals should route to RJ45 first then to DOCK CONN .



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Magnetic & RJ45

Size
A3

Document Number


NORN 3.0

Rev
SE

Date: Thursday, September 10, 2009


Sheet 31 of 57

WLAN SWITCH & LED




Mini-Card - -WLAN

Half minicard




Mini-Card - -WWAN

Full minicard



ACCELEROMETER



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Mini-Card/Accelerometer


NORN 3.0

Thursday, September 10, 2009

Sheet 32 of 57

Rev SE

BRAIDWOOD RIGHT ANGLED CONNECTOR



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

NAND FLASH CONN

Size
A3


Document Number

NORN 3.0

Rev
SE

Date: Thursday, September 10, 2009

Sheet 33 of 57



please use double via to connect
pin 7 to the ground plane.

Place close to Codec chip
0624 SI1
Uninstall C247 C515 C510 C132

audio ground must connect to
digital ground with an 80 mil copper
bridge located directly under codec
to prevent ESD latch up.

PORT	PLACE TO
MONO_OUT	X
PORT A	Dock Line Out
PORT B	External MIC
PORT C	Internal MIC
PORT D	Internal Speaker
PORT E	Line In
PORT F	Internal Headphone

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title


HD AUDIO CODEC 92HD75B

Size	Document Number	Rev
A3	NORN 3.0	SE


Date: Thursday, September 10, 2009

Sheet 34 of 57



AMP. for Internal Microphone




INT. MIC CONN



AUDIO CONN




AMP. for External Microphone



VREF BUFFER

AMP. For Internal Speaker & HeadPhone.









GAIN0	GAIN1	Av (Inv)
0	0	608
1	0	1808
0	1	15.608
1	1	21.608

<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	AMP & Audio Conn.		
Size	Document Number	Rev	
A3		SE	
Date	Thursday, September 10, 2009	Sheet	35 of 57





8Mb x 1



8M SPI
 >72.25644.001
 >72.25Q64.001



MX25L6445EM2I-10G 8-SOP
W25Q64BVSSIG SOIC-8




Layout Notes:


Make sure that the stubs to the test points (TPM_XTALO) in the layout are as short as possible on the high speed signals.

LPC Debug Port



Mini-PCIE Card LED control circuit






Layout Notes:
Make sure that the stubs to the test points(KBC_PWR_ON, 1098_XTAL1) in the layout are as short as possible on the high speed signals.

ID	R292	R295	R296	R298
DB1	X			
DB2	X		X	
DBx	X	X		X
SI1			X	
SI2		X	X	
SIx		X		X
PV				
N/A				
N/A				
PVx				X
N/A				
N/A				
MV				

System Board ID Detect



<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **KBC SMSC 1098**


Size: A3
Document Number: **NORN 3.0**

Date: Thursday, September 10, 2009
Sheet: 38 of 57


Rev: **SE**




+1.05VM_LAN to +1.05VS Transfer




+1.5V to +1.5VS Transfer




Discharge circuit-2 fot V-M




+3VALW to +3VS Transfer






+1.05VM_LAN to +1.05VM Transfer





+3VALW to +3VM Transfer



+5VALW to +5VS Transfer



Discharge circuit-1



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

DC/DC Circuit

Size

Document Number


NORN 3.0

Rev

SE

Date: Thursday, September 10, 2009

Sheet 41 of 57





<Core Design>




Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei




Title POK CKT		
Size A3	Document Number NORN 3.0	Rev SE
Date: Thursday, September 10, 2009 Sheet 42 of 57		





Place those ground connections close to AGND pin of U55.









	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

84.08880.037
FDS8880, Id=10.7A
Qg=12~16nC,
Rdson=9.6~12mohm

84.08672.A37
FDS8672S, Id=15A
Qg=29~41nC,
Rdson=5.3~7mohm




<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title **TPS51117 +1.05VM LAN / +1.5V**

Size A3	Document Number	NORN 3.0	Rev
Date: Thursday, September 10, 2009	Sheet 48	of 57	SE





<Core Design>


wistron


Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Size	Document Number	Rev
A3	NORN 3.0	SE
Date:	Thursday, September 10, 2009	Sheet 49 of 57









<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

R5C835/PCI(1/2)

Size

Document Number

Rev

NORN 3.0






SE

Date: Thursday, September 10, 2009

Sheet 54 of 57

CAP BD CONN.

Vol up , Vol down , Mute ,Presentation



Place these 4 Caps close to CAP1.

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CAP CONN.

Size

Document Number




NORN 3.0

Rev


SE

Date: Thursday, September 10, 2009



Sheet 56 of 57



ZZ-HOLE335R189 ZZ-HOLE335R189 ZZ-HOLE335R189 ZZ-HOLE335R189 ZZ-HTE585R24-L-3ZZ-HTE585R24-L-35



HOLET177B129R118QMET177B129R118QMET177B129R118QMET177B129R113-OP-HOLET177B129R113-OP



<Core Design>