

Pamirs UMA Block Diagram

Project code : 91.4S401.001
PCB P/N : 06228
Revision : SB

CLK GEN
ICS9LPRS355AKLFT-GP
3

Intel CPU
Merom 2M/4M SV
FSB:667 or 800 MHz
4, 5, 6

DDRII Slot 0
533/667
13

DDRII Slot 1
533/667
14

Crestline-GM/GML
AGTL+ CPU I/F DDR I/F
INTEGRATED GRAPHICS
LVDS, CRT I/F
7, 8, 9, 10, 11, 12

CRT 15
LCD 16
TVOUT 15

1394 25
SD/SDIO/MMC
MS/MS Pro/xD 26
Ricoh R5C832 CardReader 24, 25

RJ45 CONN 28
10/100 NIC
Marvell 88E8039 27

RJ11 CONN 29
INTERNAL ARRAY MIC
MIC IN
LINE OUT
SPDIF
OP AMP
APA2031 38
2CH SPEAKER

Ricoh R5538 28
New Card 28

INTEL ICH8-M
10 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
ATA 66/100
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE
18, 19, 20, 21

Mini-Card 802.11a/b/g 26
Mini-Card WWAN 26

CAMERA 32
BLUE TOOTH 32
USB x 3 23
HDD 23
ODD 23
TPM SLB9635TT 34

KBC
ENE KB3910SF 31
Capacity Button 32
Touch Pad 32
Int. KB 32
CIR
Thermal & Fan G792 22
Flash ROM 1MB 33

DOCK
CRT MIC IN LINE OUT S/PDIF TVOUT 10/100 Ethernet CIR

SYSTEM DC/DC
TPS51120

INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_AUX_S5

SYSTEM DC/DC
MAX8743

INPUTS	OUTPUTS
DCBATOUT	1D5V_S0 1D8V_S3

SYSTEM DC/DC
ISL6269CRZ

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0

MAXIM CHARGER
MAX8725

INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC
MAX8736ETL

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 44A

PCB LAYER

L1: Signal 1
L2: GND
L3: Signal 2
L4: Signal 3
L5: VCC
L6: Signal 4

<Core Design>
緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Block Diagram
Size A3 Document Number
Pamirs
Date: Friday, May 18, 2007 Sheet 1 of 41
Rev -3

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPI020	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCl1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCl1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCl1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCl1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap			
ICH_RSVD[3]	AZ DOUT ICH	Description	
0	0	RSVD	
0	1	Enter XOR Chain	
1	0	Normal Operation(default)	
1	1	Set PCIe port config bits	

A16 swap override strap			
PCI_GNT#3	low = A16 swap override enable		
	high = default		
BOOT BIOS Strap			
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location	
0	0	SPT	
0	1	PCT	
1	1	LPC(Default)	

integrated VccSus1_05,VccSus1_5,VccCl1_5		
SM_INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS


SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD




INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4
CFG 8	Low Power PCI Express	Low Power mode
CFG 9	PCI Express Graphics Lane Reversal	Normal Mode(Lanes number in order)
CFG 16	FSB dynamic ODT	Enabled
CFG 19	DMI Lane Reserved	Reserved Lane
CFG 20	Only PCIe or SDVO is operation	PCIe and SDVO are operation simultaneous
SDVO_CTRL_DATA	NO SDVO Card Present	SDVO Card Present
CFG 12	XOR/ALL-Z	
CFG 13	Reserved	
LH(0)	Reserved	
LH(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HL(11)	Normal Operation	


<Core Design>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number Pamirs		Rev -3
Date: Tuesday, May 22, 2007		Sheet 2 of 41	






original value: BG4479-SKT6-GPU1




layout note : Change R237 to 649 ohm if using XTP to ITP adapter










Mid Freqenced Decoupling



<Core Design>


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Meron(3/3)-GND&Bypass		
Size A3	Document Number	Rev
	Pamirs	-3
Date: Friday, May 18, 2007		Sheet 6 of 41





<Core Design>

Title		Wistron Corporation	
Size		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
A3		Document Number	
Date: Friday, May 18, 2007		Sheet 8 of 41	
Pamirs		-3	



Strap Pin Table

CFG[2:0] FSB Freq select	010 = FSB 800MHZ 011 = FSB 667MHZ Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default)*
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disable 1 = Enable *
CFG[18:17]	Reversed
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19(DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse lane
CFG20(PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational * 1 = PCIE/SDVO are operating simu.

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

Title

CRESTLINE(3/6)-VGA/LVDS/TV

Size
A2



Size	Document Number
------	-----------------





Pamirs






Date: Friday, May 18, 2007

Sheet 9

Rev	-4
-----	----









CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift





TV OUT CONN

connector



Place this 2 resistors
close to the TV-out
connector



5V @ ext. CRT side

<Core Design>







緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
CRT/TV Connector			-3
Size A3	Document Number	Pamirs	
Date: Monday, May 21, 2007	Sheet 15	of	41



LED / INVERTER INTERFACE

LCD/INV CONN



<Core Design>			
緯創資通		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD/Inverter Connector			
Size	Document Number	Rev	
Custom		-3	
Date: Monday, May 21, 2007		Sheet 16 of 41	

Docking Connector



S0 = 4V
S3 = 2.5V
S5 = 0V

<Core Design>



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>Board to board conn/ Docking</i>
-------	--


Size A3	Document Number Pamirs	Rev -3
------------	----------------------------------	------------------

Date: Friday, May 18, 2007 Sheet 17 of 41





0921 P/N CHANGE TO 71.0ICH8.M08






A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *




Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *












SATA HD Connector





CD-ROM CONNECTOR



USB PORT




High limit under 2.5 mm




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HD/CDROM/USB	
Size	Document Number
A3	Pamirs
Date	Friday, May 18, 2007
Sheet	23 of 41
Rev	-3




1394 : INTA#
4in1 : INTB#





Mini Card Connector

Mini Card Connector 1(WWAN)



Mini Card Connector 2(802.11a/b/g)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD CONN.

Size
A3

Document Number


Pamirs


Rev

-3

Date: Monday, May 21, 2007

Sheet 26 of 41





CAMERA


Blue thumb

Internal KeyBoard Connector










Keyboard matrix (from vendor)



	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1




TouchPad Connector



TOUCH-PAD SWITCH



CAPACITY BUTTON



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Editor	Reviewer	Editor	Reviewer	Editor	Reviewer	Editor	Reviewer	Editor	Reviewer
Title											
Title											
Title											
Title											
Title											
Title											
Title											
Title											
Title											
Title											
Title											
Title											
Title											

KeyBoard-CONN

Size

Document Number	
-----------------	--


Pamir

Date: Monday, May 21, 2007


Sheet 32 of 41

REV
-3


5V_AUX_S5 TO 5V_S5




TPM 1.2



Run Power



Finger Printer



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PWRPLANE&RESETLOGIC

Size
A8


Document Number


Pamirs


Rev
-3

Date: Monday, May 21, 2007


Sheet 34 of 41








Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number

Akita 2.0

Rev

-3

Date: Friday, May 18, 2007

Sheet 40 of 41

