








POWER MAP




	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

 Hon Hai Precision Industry Co. Ltd. Foxconn eMS Inc. HNBD R&D		phone: +886-2-2799-6111
Title BLANK		
Size A	Document Number CHICAGO	Rev MV
Page Modified: Tuesday, March 08, 2011 08:28:58 (UTC/GMT) Sheet 7 of 43		


DC_JACK WIRE to BOARD CONNECTOR

2010.1203.0




BATTERY CONNECTOR

2010.0914.0



BATTERY CHARGER




TRAVELADP	DCIN_RANGE	AC_OFF	CHARGE
>2.412V	>17V	LOW	YES
1.844V<->2.412V	13V<->17V	LOW	NO
<1.844V	<13V	HIGH	NO

+V5A / +V3.3A POWER SUPPLY

2010.1103.0

+V5A:	+V3.3A:
1. IP Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 3.7A$	1. IP Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.2A$
2. Ripple Current: $I_{rip} = 3.72A$	2. Ripple Current: $I_{rip} = 2.21A$
3. Ripple Voltage: ESR/1=15mohm $V_{rip} = 55.8mV$	3. Ripple Voltage: ESR/1=15mohm $V_{rip} = 33.15mV$
4. Inductor Spec: Isat=13.5A Idc=6A DCR=30mohm	4. Inductor Spec: Isat=13.5A Idc=6A DCR=30mohm
5. MOSFET Spec: H-side MOSFET: IRF8707PBF Rds(ON)=17.5mohm (Vgs=4.5 V) I cont = 11A (T=25 °C) I peak = 88A (Pause =10 us)	L-side MOSFET: IRF8707PBF Rds(ON)=17.5mohm (Vgs=4.5 V) I cont = 11A (T=25 °C) I peak = 88A (Pause =10 us)
6. Frequency: F=300KHz	6. Frequency: F=375KHz
7. OCP: Set = R1002 to 100K $V_{trip} = (R1002 \cdot 10uA/9) - 24mV = 0.0655V$ $I_{ocp} = V_{trip} / R_{dson} + I_{ripple} / 2 = 6.4A$	7. OCP: Set = R1003 to 100K $V_{trip} = (R1003 \cdot 10uA/9) - 24mV = 0.0655V$ $I_{ocp} = V_{trip} / R_{dson} + I_{ripple} / 2 = 5.7A$




2010.1103.0


+V1.05S_VCCP:

1. I/P Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.24A$
2. Ripple Current:
 $I_{rip} = 3.42A$
3. Ripple Voltage:
 $ESR/1 = 9m\Omega$
 $V_{rip} = 30.78mV$
4. Inductor Spec:
 $I_{sat} = 36A$
 $I_{dc} = 18A$
 $DCR = 3.3m\Omega$
5. MOSFET Spec:

H-side MOSFET: IRF8707PBF	L-side MOSFET: IRF8707PBF
$R_{ds}(ON) = 17.5m\Omega$ ($V_{gs} = 4.5V$)	$R_{ds}(ON) = 17.5m\Omega$ ($V_{gs} = 4.5V$)
$I_{cont} = 11A$ ($T = 25^\circ C$)	$I_{cont} = 11A$ ($T = 25^\circ C$)
$I_{peak} = 88A$ (Pause = 10 us)	$I_{peak} = 88A$ (Pause = 10 us)
6. Frequency:
 $F = 290KHz$ ($R_{1102} = 0\Omega$)
7. OCP:
 $Set = R_{1107}$ to 120K
 $V_{trip} = R_{1107} \cdot 10uA = 1.2V$
 $locp = (V_{trip} / 8 \cdot R_{ds}) + I_{ripple} / 2 = 10A$



2010.1026.0




2010.1026.0



2010.1026.0




2010.1026.0



+VDD_CORE POWER SUPPLY

2010.1026.0




PWRCNTL_1	PWRCNTL_0	VDD_CORE
0	---	1.121V
---	---	---
1	---	0.9V
---	---	---

+VDD_CORE:

- 1. IP Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.48A$
- 2. Ripple Current:**
 $I_{rip} = 6.58A$
- 3. Ripple Voltage:**
 $ESR/L = 9m\Omega$
 $V_{rip} = 59.22mV$
- 4. Inductor Spec:**
 $I_{sat} = 25.5A$
 $I_{dc} = 16.5A$
 $DCR = 5m\Omega$
- 5. MOSFET Spec:**
H-side MOSFET: IRF8707PBF
 $R_{ds(ON)} = 17.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 11A$ ($T = 25^\circ C$)
 $I_{peak} = 88A$ (Pause = 10 us)
L-side MOSFET: IRF8707PBF
 $R_{ds(ON)} = 17.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 11A$ ($T = 25^\circ C$)
 $I_{peak} = 88A$ (Pause = 10 us)
- 6. Frequency:**
 $TON = 9.6 \mu s \cdot R1509 \cdot (V_{OUT} + 0.1) / (V_{IN} - 0.3) + 50ns = 206ns$
 $F = V_{OUT} / (V_{IN} \cdot TON) = 286KHz$
- 7. OCP:**
Set = R1506 to 10K
 $V_{trip} = R1206 \cdot I_{OCP} = 0.1V$
 $I_{OCP} = (V_{trip} / R_{ds(on)}) + I_{ripple} / 2 = 17A$

2010.1020.0 +VPCIE POWER SUPPLY



+VBAT	9,10,11,12,13,42,43
+V5A	10,11,12,13,14,16,17,24,27,35,36,39,43
+V3.3A	8,10,14,17,23,24,25,26,27,34,36,37,43
+V3.3S	13,14,18,19,23,24,25,26,27,28,29,31,32,34,35,37,38,39,40,41,42,43
+V1.5S_GPU	14,30,32,33,43
+VDD_CORE	32,43
+VPCIE	30,31,32,43

+V1.8S POWER SUPPLY

2010.1025.0

+V1.8S:

1. I/P Current:

$$I_{in} = V_o * I_o / (0.75 * V_{in}) = 1.44A$$

2. Ripple Current:

$$I_{rip} = 0.53A$$

3. Ripple Voltage:

$$ESR/3 = 3.3m\Omega$$

$$V_{rip} = 1.75mV$$

4. Inductor Spec:

$$I_{sat} = 14A$$

$$I_{dc} = 8A$$

$$DCR = 20m\Omega$$

5. MOSFET Spec:

H-side P-MOSFET:

L-side N-MOSFET:

$$R_{ds(ON)} = 110m\Omega \quad (V_{gs} = 4.5V)$$


$$R_{ds(ON)} = 75m\Omega \quad (V_{gs} = 4.5V)$$

6. Frequency:

$$F = 1MHz \quad (\min = 800KHz, \max = 1.2MHz)$$

7. OCP:

$$I_{ocp} = 4A(\min) / 4.5A(\text{typ}) / 5A(\max)$$



I_{max}=3A
OCP=4.5A



Hon Hai Precision Industry Co. Ltd.


Foxconn eMS Inc.
HNB0 RAD

phone: +886-2-2799-6111

Title		+1.8VS
Size	Document Number	
C	CHICAGO	Rev
Page Modified: Tuesday, March 08, 2011		062800_01C000011 Sheet 16 of 43


+VCCSA POWER SUPPLY

2010.1026.0



- +VCCSA:**
- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.18A$
 - Ripple Current:**
 $I_{rip} = 1.39A$
 - Ripple Voltage:**
 $ESR/4 = 1mohm$
 $V_{rip} = 1.39mV$
 - Inductor Spec:**
 $I_{sat} = 26A$
 $I_{dc} = 17.5A$
 $DCR = 4.2mohm$
 - MOSFET Spec:**
 - Frequency:**
 $F = 1MHz$ (R1705=Open)
 - OCP:**
Min : 6A / Typ : 7.5A

+V3.3S 13,14,19,23,24,25,26,27,28,29,31,32,34,35,37,38,39,40,41,42,43
+V1.05S_VCCP 11,14,19,21,23,24,25,26,27,28,43




PCI EXPRESS* - GRAPHICS


PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMP0
PEG_RCOMP1
PEG_RX#0
PEG_RX#1
PEG_RX#2
PEG_RX#3
PEG_RX#4
PEG_RX#5
PEG_RX#6
PEG_RX#7
PEG_RX#8
PEG_RX#9
PEG_RX#10
PEG_RX#11
PEG_RX#12
PEG_RX#13
PEG_RX#14
PEG_RX#15
PEG_TX#0
PEG_TX#1
PEG_TX#2
PEG_TX#3
PEG_TX#4
PEG_TX#5
PEG_TX#6
PEG_TX#7
PEG_TX#8
PEG_TX#9
PEG_TX#10
PEG_TX#11
PEG_TX#12
PEG_TX#13
PEG_TX#14
PEG_TX#15
PEG_TXP0
PEG_TXP1
PEG_TXP2
PEG_TXP3
PEG_TXP4
PEG_TXP5
PEG_TXP6
PEG_TXP7
PEG_TXP8
PEG_TXP9
PEG_TXP10
PEG_TXP11
PEG_TXP12
PEG_TXP13
PEG_TXP14
PEG_TXP15

K33 PEG_RXN0
M35 PEG_RXN1
L34 PEG_RXN2
J35 PEG_RXN3
J32 PEG_RXN4
H34 PEG_RXN5
H31 PEG_RXN6
G33 PEG_RXN7
F36
E32
D33
D31
B33
C32
J33 PEG_RXP0
L35 PEG_RXP1
K34 PEG_RXP2
H35 PEG_RXP3
G34 PEG_RXP4
G31 PEG_RXP5
F33 PEG_RXP6
F30
E35
E33
D34
E31
C33
B32
M29 PEG_TXN0 CX1
M32 PEG_TXN1 CX2
M31 PEG_TXN2 CX3
L32 PEG_TXN3 CX4
L29 PEG_TXN4 CX5
K31 PEG_TXN5 CX6
K28 PEG_TXN6 CX7
J30 PEG_TXN7 CX8
J28
H29
G27
E29
E27
D28
E26
E25
M28 PEG_TXP0 CX17
M33 PEG_TXP1 CX18
M30 PEG_TXP2 CX19
L31 PEG_TXP3 CX20
L28 PEG_TXP4 CX21
K30 PEG_TXP5 CX22
K27 PEG_TXP6 CX23
J29 PEG_TXP7 CX24
J27
H28
G28
E28
E28
D27
E26
D25

PEG_TXN0_C 30
PEG_TXN1_C 30
PEG_TXN2_C 30
PEG_TXN3_C 30
PEG_TXN4_C 30
PEG_TXN5_C 30
PEG_TXN6_C 30
PEG_TXN7_C 30
PEG_TXP0_C 30
PEG_TXP1_C 30
PEG_TXP2_C 30
PEG_TXP3_C 30
PEG_TXP4_C 30
PEG_TXP5_C 30
PEG_TXP6_C 30
PEG_TXP7_C 30



Trace width :
PEG_COMP from CPU socket PIN H22 and J22 to Res RX1 is 4mils
PEG_COMP from CPU socket PIN J21 to Res RX1 is 12mils





Control 1.05V VR Setting (for 2012 CPU)
H_SNB_IVB#_PWRCTRL LOW: 1.0V
H_SNB_IVB#_PWRCTRL HIGH or NC: 1.05V


Display Port Presence Strap
CFG4 1:(Default) Disabled;No Physical Display Port attached to Embedded Display Port
0:Enabled;An external Display Port is connect to Embedded Display Port

PEG DEFER TRAINING
CFG7 1:(Default) PEG Train immediately following xxRESETB de assertion
0:PEG Wait for BIOS for training

PCIe Port Bifurcation Straps
CFG[6:5] 11:(Default) x16 - Device 1 functions & 2 disabled
10:x8,x8 - Device 1 function 1 enabled ; function 2 disabled
01:Reserved - (Device 1 function 1 disabled ; function 2 enabled
00:x8,x4,x4 - (Device 1 functions 1 & 2 enabled

PEG Static Lane Reversal - CFG2 is for the 16x
CFG2 1:(Default) Normal Operation;Lane # definition matches socket pin map definition
0: Lane Reversed





DDR SYSTEM MEMORY A

Sandy Bridge_rPGA_Rev0p61

29 M_B_DQ[63:0]

29 M_B_DQ[63:0]

29 M_B_BS0


29 M_B_BS1

29 M_B_BS2

29 M_B_CAS#


29 M_B_RAS#

29 M_B_WE#




DDR SYSTEM MEMORY B

Sandy Bridge_rPGA_Rev0p61



+V1.05S_VCCP ○ +V1.05S_VCCP 11,14,18,19,23,24,25,26,27,28,43
+VCC_CORE ○ +VCC_CORE 13,18,43

FOR VCC:
4x 330 μ F Bottom Edge,
10x 0603 10 μ F Bottom Cavity,
8x 0805 22 μ F Top Cavity,
8x 0805 22 μ F Top Edge,



- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AF35 VCC11
- AF34 VCC12
- AF33 VCC13
- AF32 VCC14
- AF31 VCC15
- AF30 VCC16
- AF29 VCC17
- AF28 VCC18
- AF27 VCC19
- AD35 VCC20
- AD34 VCC21
- AD33 VCC22
- AD32 VCC23
- AD31 VCC24
- AD30 VCC25
- AD29 VCC26
- AD28 VCC27
- AD27 VCC28
- AD26 VCC29
- AD25 VCC30
- AC34 VCC31
- AC33 VCC32
- AC32 VCC33
- AC31 VCC34
- AC30 VCC35
- AC29 VCC36
- AC28 VCC37
- AC27 VCC38
- AC26 VCC39
- AA35 VCC40
- AA34 VCC41
- AA33 VCC42
- AA32 VCC43
- AA31 VCC44
- AA30 VCC45
- AA29 VCC46
- AA28 VCC47
- AA27 VCC48
- AA26 VCC49
- Y35 VCC50
- Y34 VCC51
- Y33 VCC52
- Y32 VCC53
- Y31 VCC54
- Y30 VCC55
- Y29 VCC56
- Y28 VCC57
- Y27 VCC58
- Y26 VCC59
- V34 VCC60
- V33 VCC61
- V32 VCC62
- V31 VCC63
- V30 VCC64
- V29 VCC65
- V28 VCC66
- V27 VCC67
- V26 VCC68
- V25 VCC69
- U34 VCC70
- U33 VCC71
- U32 VCC72
- U31 VCC73
- U30 VCC74
- U29 VCC75
- U28 VCC76
- U27 VCC77
- U26 VCC78
- U25 VCC79
- R35 VCC80
- R34 VCC81
- R33 VCC82
- R32 VCC83
- R31 VCC84
- R30 VCC85
- R29 VCC86
- R28 VCC87
- R27 VCC88
- R26 VCC89
- R25 VCC90
- P34 VCC91
- P33 VCC92
- P32 VCC93
- P31 VCC94
- P30 VCC95
- P29 VCC96
- P28 VCC97
- P27 VCC98
- P26 VCC99
- P25 VCC100

POWER




PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

FOR VCCIO:
2x 330 μ F,
5x 0805 22 μ F Bottom Cavity,
7x 0805 22 μ F Top Cavity,



- AT35 VSS1
- AT34 VSS2
- AT33 VSS3
- AT32 VSS4
- AT31 VSS5
- AT30 VSS6
- AT29 VSS7
- AT28 VSS8
- AT27 VSS9
- AT26 VSS10
- AT25 VSS11
- AT24 VSS12
- AT23 VSS13
- AT22 VSS14
- AT21 VSS15
- AT20 VSS16
- AT19 VSS17
- AT18 VSS18
- AT17 VSS19
- AT16 VSS20
- AT15 VSS21
- AT14 VSS22
- AT13 VSS23
- AT12 VSS24
- AT11 VSS25
- AT10 VSS26
- AT9 VSS27
- AT8 VSS28
- AT7 VSS29
- AT6 VSS30
- AT5 VSS31
- AT4 VSS32
- AT3 VSS33
- AT2 VSS34
- AT1 VSS35
- AT0 VSS36
- AT35 VSS37
- AT34 VSS38
- AT33 VSS39
- AT32 VSS40
- AT31 VSS41
- AT30 VSS42
- AT29 VSS43
- AT28 VSS44
- AT27 VSS45
- AT26 VSS46
- AT25 VSS47
- AT24 VSS48
- AT23 VSS49
- AT22 VSS50
- AT21 VSS51
- AT20 VSS52
- AT19 VSS53
- AT18 VSS54
- AT17 VSS55
- AT16 VSS56
- AT15 VSS57
- AT14 VSS58
- AT13 VSS59
- AT12 VSS60
- AT11 VSS61
- AT10 VSS62
- AT9 VSS63
- AT8 VSS64
- AT7 VSS65
- AT6 VSS66
- AT5 VSS67
- AT4 VSS68
- AT3 VSS69
- AT2 VSS70
- AT1 VSS71
- AT0 VSS72
- AT35 VSS73
- AT34 VSS74
- AT33 VSS75
- AT32 VSS76
- AT31 VSS77
- AT30 VSS78
- AT29 VSS79
- AT28 VSS80
- AT27 VSS81
- AT26 VSS82
- AT25 VSS83
- AT24 VSS84
- AT23 VSS85
- AT22 VSS86
- AT21 VSS87
- AT20 VSS88
- AT19 VSS89
- AT18 VSS90
- AT17 VSS91
- AT16 VSS92
- AT15 VSS93
- AT14 VSS94
- AT13 VSS95
- AT12 VSS96
- AT11 VSS97
- AT10 VSS98
- AT9 VSS99
- AT8 VSS100
- AT7 VSS101
- AT6 VSS102
- AT5 VSS103
- AT4 VSS104
- AT3 VSS105
- AT2 VSS106
- AT1 VSS107
- AT0 VSS108
- AT35 VSS109
- AT34 VSS110
- AT33 VSS111
- AT32 VSS112
- AT31 VSS113
- AT30 VSS114
- AT29 VSS115
- AT28 VSS116
- AT27 VSS117
- AT26 VSS118
- AT25 VSS119
- AT24 VSS120
- AT23 VSS121
- AT22 VSS122
- AT21 VSS123
- AT20 VSS124
- AT19 VSS125
- AT18 VSS126
- AT17 VSS127
- AT16 VSS128
- AT15 VSS129
- AT14 VSS130
- AT13 VSS131
- AT12 VSS132
- AT11 VSS133
- AT10 VSS134
- AT9 VSS135
- AT8 VSS136
- AT7 VSS137
- AT6 VSS138
- AT5 VSS139
- AT4 VSS140
- AT3 VSS141
- AT2 VSS142
- AT1 VSS143
- AT0 VSS144
- AT35 VSS145
- AT34 VSS146
- AT33 VSS147
- AT32 VSS148
- AT31 VSS149
- AT30 VSS150
- AT29 VSS151
- AT28 VSS152
- AT27 VSS153
- AT26 VSS154
- AT25 VSS155
- AT24 VSS156
- AT23 VSS157
- AT22 VSS158
- AT21 VSS159
- AT20 VSS160
- AT19 VSS161
- AT18 VSS162
- AT17 VSS163
- AT16 VSS164
- AT15 VSS165
- AT14 VSS166
- AT13 VSS167
- AT12 VSS168
- AT11 VSS169
- AT10 VSS170
- AT9 VSS171
- AT8 VSS172
- AT7 VSS173
- AT6 VSS174
- AT5 VSS175
- AT4 VSS176
- AT3 VSS177
- AT2 VSS178
- AT1 VSS179
- AT0 VSS180

VSS

Hon Hai Precision Industry Co. Ltd.
HNB8 R&D
phone: +886-2-2799-6111

Title
PROCESSOR(4 of 5)


Size
Custom

Document Number
CHICAGO

Page Modified: Tuesday, March 06, 2011
08:28:46 (UTC+8)


Rev
MV

Sheet 21 of 43




FOR VAXG:
2x 330 μ F Bottom Edge,
4x 0805 22 μ F Top & Bottom Cavity,
8x 0805 22 μ F Top & Bottom Edge,

POWER








Sandy Bridge_rPGA_Rev0p61




FOR VCCPLL:
1x 330 μ F Bottom Edge,
2x 0402 1 μ F Bottom Edge,
1x 0805 10 μ F Bottom Edge,


- +VCCSAO $\rightarrow$ +VCCSA 17
- +V1.8SQ $\rightarrow$ +V1.8S 14,16,19,28,43
- +V1.5O $\rightarrow$ +V1.5 12,14,15,19,29,43
- +V1.5_VDDQO $\rightarrow$ +V1.5_VDDQ 12,14,19,27,38
- +VGFX_COREO $\rightarrow$ +VGFX_CORE 13,43









- AK35 $\rightarrow$ GFX_VCC_SENSE 13
- AK34 $\rightarrow$ GFX_VSS_SENSE 13



Sandy Bridge_rPGA_Rev0p61













12/06 Modify
Modify CS30/CS53/CS101 to non-stuff on 01/11

Place resistor close to PCH

Boot BIOS Strap		
BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



De1 RS121 8.2Kohm to +V3.3S
0820 Update



02/24 Modify same as the PV build

USIE

RSVD

PCI

USB

CougarPoint_Rev_1p0

USIF

USIF

USIF

USIF

USIF

USIF

USIF

USIF

USIF

USIF


USIF

USIF

USIF

USIF

USIF



12/06 Modify

Modify CS102/CS103 to non-stuff on 01/11

USB PORT	Function	OC#
PORT-0	USB Port	OC0#
PORT-1	USB Port	OC0#
PORT-2	USB Port	OC1#
PORT-3	NC	
PORT-4	NC	
PORT-5	NC	
PORT-6	NC	
PORT-7	NC	
PORT-8	NC	
PORT-9	NC	
PORT-10	Camera	
PORT-11	WLAN/BT	
PORT-12	NC	
PORT-13	NC	

USIF

GPIO

GPIO

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CPU/WISC

CPU/WISC

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0



CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

CougarPoint_Rev_1p0

PLL ON DIE VR ENABLE		
GP28	0	disable
GP28	1	Enable(Default)



08/28/09 (UTC/GMT) | Sheet 26 of 43

Page Modified: Tuesday, March 06, 2011


08/28/09 (UTC/GMT) | Sheet 26 of 43

08/28/09 (UTC/GMT) | Sheet 26 of 43

08/28/09 (UTC/GMT) | Sheet 26 of 43

08/28/09 (UTC/GMT) | Sheet 26 of 43


08/28/09 (UTC/GMT) | Sheet 26 of 43




US1I		
AY4	VSS[159]	VSS[269]
AY42	VSS[160]	VSS[260]
AY46	VSS[161]	VSS[261]
AY8	VSS[162]	VSS[262]
B11	VSS[163]	VSS[263]
B15	VSS[164]	VSS[264]
B19	VSS[165]	VSS[265]
B23	VSS[166]	VSS[266]
B27	VSS[167]	VSS[267]
B31	VSS[168]	VSS[268]
B35	VSS[169]	VSS[269]
B39	VSS[170]	VSS[270]
B7	VSS[171]	VSS[271]
F45	VSS[172]	VSS[272]
BB12	VSS[173]	VSS[273]
BB16	VSS[174]	VSS[274]
BB20	VSS[175]	VSS[275]
BB22	VSS[176]	VSS[276]
BB24	VSS[177]	VSS[277]
BB28	VSS[178]	VSS[278]
BB30	VSS[179]	VSS[279]
BB38	VSS[180]	VSS[280]
BB4	VSS[181]	VSS[281]
BB46	VSS[182]	VSS[282]
BC14	VSS[183]	VSS[283]
BC18	VSS[184]	VSS[284]
BC22	VSS[185]	VSS[285]
BC26	VSS[186]	VSS[286]
BC32	VSS[187]	VSS[287]
BC34	VSS[188]	VSS[288]
BC36	VSS[189]	VSS[289]
BC40	VSS[190]	VSS[290]
BC42	VSS[191]	VSS[291]
BC48	VSS[192]	VSS[292]
BD46	VSS[193]	VSS[293]
BD5	VSS[194]	VSS[294]
BE22	VSS[195]	VSS[295]
BE26	VSS[196]	VSS[296]
BE40	VSS[197]	VSS[297]
BE10	VSS[198]	VSS[298]
BE12	VSS[199]	VSS[299]
BE16	VSS[200]	VSS[300]
BE20	VSS[201]	VSS[301]
BE22	VSS[202]	VSS[302]
BE24	VSS[203]	VSS[303]
BE26	VSS[204]	VSS[304]
BE28	VSS[205]	VSS[305]
BD3	VSS[206]	VSS[306]
BE30	VSS[207]	VSS[307]
BE38	VSS[208]	VSS[308]
BE40	VSS[209]	VSS[309]
BE42	VSS[210]	VSS[310]
BE8	VSS[211]	VSS[311]
CG17	VSS[212]	VSS[312]
CG21	VSS[213]	VSS[313]
CG33	VSS[214]	VSS[314]
CG44	VSS[215]	VSS[315]
BG8	VSS[216]	VSS[316]
BH11	VSS[217]	VSS[317]
BH15	VSS[218]	VSS[318]
BH17	VSS[219]	VSS[319]
BH19	VSS[220]	VSS[320]
H10	VSS[221]	VSS[321]
BH27	VSS[222]	VSS[322]
BH31	VSS[223]	VSS[323]
BH33	VSS[224]	VSS[324]
BH35	VSS[225]	VSS[325]
BH39	VSS[226]	VSS[326]
BH43	VSS[227]	VSS[327]
BH7	VSS[228]	VSS[328]
D3	VSS[229]	VSS[329]
D12	VSS[230]	VSS[330]
D16	VSS[231]	VSS[331]
D18	VSS[232]	VSS[332]
D22	VSS[233]	VSS[333]
D24	VSS[234]	VSS[334]
D26	VSS[235]	VSS[335]
D30	VSS[236]	VSS[336]
D32	VSS[237]	VSS[337]
D34	VSS[238]	VSS[338]
D38	VSS[239]	VSS[339]
D42	VSS[240]	VSS[340]
D8	VSS[241]	VSS[341]
E18	VSS[242]	VSS[342]
E26	VSS[243]	VSS[343]
G18	VSS[244]	VSS[344]
G20	VSS[245]	VSS[345]
G26	VSS[246]	VSS[346]
G28	VSS[247]	VSS[347]
G36	VSS[248]	VSS[348]
G48	VSS[249]	VSS[349]
H12	VSS[250]	VSS[350]
H18	VSS[251]	VSS[351]
H22	VSS[252]	VSS[352]
H24	VSS[253]	
H26	VSS[254]	
H30	VSS[255]	
H32	VSS[256]	
H34	VSS[257]	
F3	VSS[258]	

CougarPoint_Rev_1p0


+V1.05S_VCCP 1300mA />52mils



+V1.05S_VCCP 20mA />5mils




+V1.05S_VCCP 2925mA />240mils



+V3.3S 50mA />10mils



+V1.05S_VCCP >10mils




+V1.05S_VCCP >10mils




US1G

POWER




CougarPoint_Rev_1p0

+VCCADAC 50mA />10 mil



+V3.3S 1mA />5 mil




+V3.3S >16mils




+V3.3S >10mils



+V3.3S 20mA />5mils





+V3.3S 190mA />10mils




+V3.3S 20mA />5mils















IT8518

VERSION	ID2
w/ HDMI	0
w/o HDMI	1


VERSION			
Phase	ID2	ID1	ID0
Pre-DB	0	0	0
DB	0	0	1
SI	0	1	0
PV	0	1	1
MV	1	0	0




SKU	ID2	ID1	ID0
DIS	0	0	0
UMA	0	0	1
PX	0	1	0
	0	1	1
DIS Giga	1	0	0
UMA-Giga	1	0	1
PX-Giga	1	1	0
-Giga	1	1	1




<<Attention>>
Surges of PVDD >7V duration 0.1ms when
class D amplifier is working may damage
the amplifier, 40uF tantalum capacitors
are required at PVDD1 and PVDD2 to
suppress the surge.

<<Attention>>
For power_on/off de-pop circuit and system booting warning
signal: Please System BIOS Engineer Note :
1. If you want the system make warning signal after power on
, please let EC_MUTE# High first.
2. When you want to exit your Bios Programming Code, please let
the EC_MUTE# Low. (The programming is different from before .)











7.1. PCB Layout



- The input 3.3V power trace connected to the VDDSR pin should be wider than 40mils.
- The bulk de-coupling capacitors (C82 and C83) should be placed within 200mils (0.5cm) of the VDDSR pin to prevent input voltage overshoot.
- The output power trace out of the SROUT12 pin should be wider than 60mils.
- Keep L20 within 200mils (0.5cm) of the SROUT12 pin.
- Keep C18 and C19 within 200mils (0.5cm) of L20 to ensure stable output power and better power efficiency.
- Both C18 and C82 are strongly recommended to be ceramic capacitors.

Note: Violation of the above rules will damage the IC.








PWR Board CONN.




+1.5V=>0.5A Peak/0.375A Normal
+3.3Vaux=>2.75A Peak/1.1A Normal





Half Mini Card for WLAN




Mounting HOLE






SATA HDD CONN



SATA ODD CONN



Power pin current
max. 1300 mA (less 2ms)

HDD/ODD Status LED

