

HM42-CP Block Diagram

PCB P/N : 48.4GW01.011
REVISION : -1 09920

Project code: 91.4GW01.001 (HM42-CP)
91.4GY01.001 (JE40-CP)
91.4GZ01.001 (SJV41-CP)
91.4JD01.001 (BA40-CP)

Clock Generator
ICS9LRS3197AKLFT

X2
14.318Mhz

DDRIII Slot 0
800/1066

DDRIII Slot 1
800/1066

20

21

DDRII Channel A

DDR II Channel B

Intel CPU
Arrandale

4, 5, ..., 9, 10

FDI x 8

DMI x 4

X3
27Mhz

N11P-GE1
N11M-GE1

Nvida

22

RGB CRT

LVDS 1CH

HDMI

CRT

24

LCD
WXGA+

23

HDMI

25

SYSTEM DC/DC
RT8223

INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5

SYSTEM DC/DC
RT8209E

INPUTS	OUTPUTS
DCBATOUT	1D5V_S3

SYSTEM DC/DC
RT8209E

INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 1D05V_S0

SYSTEM DC/DC
RT9025

INPUTS	OUTPUTS
DCBATOUT	1D8V_S0

SYSTEM DC/DC
RT8209E

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

SYSTEM DC/DC
TPS5161

INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

CPU DC/DC
ISL62882C

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

CHARGER
ISL88731C

INPUTS	OUTPUTS
DCBATOUT	BT+

Mini-Card
WLAN

38

Mini-Card
3G

38

PCIE

USB 2.0

RJ45
CONN

Giga LAN
BCM57780

31

PCIE

X1
25Mhz

X5
25Mhz

MIC IN

INT MIC

HD AUDIO
CODEC
ALC272

33

AZALIA

PCB STACKUP


TOP
GND
S
S
GND
BOTTOM

LINE OUT

OP AMP
G1454

34

2CH SPEAKER



CPU FAN

INTEL
PCH
14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
6 SATA ports
8 PCIE ports
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE

11, 12, ..., 18, 19

USB 2.0

SATA

SPI

LPC Bus

LPC debug

Card Reader
AU 6433

37

SD/MMC
MS/MS Pro/xD

37

SATA HDD

26

SATA ODD

27

Flash ROM
4MB

41

BA40_Power_BD
09768-1

Discrete N11M

Flash ROM
128KB

41

Thermal
Sensor

39

G792

Touch
PAD

43

Int.
KB

40

KBC
ENE 3930

40

X4
32.768Khz

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram		
Size A3	Document Number	Rev
	HM42-CP	SC
Date: Friday, January 22, 2010	Sheet 1 of 72	

<http://laptop-motherboard-schematic.blogspot.com/>

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1 (HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2

Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Table of Content</i>			
Size A3	Document Number HM42-CP	Rev SC	
Date: Friday, January 22, 2010	Sheet 2	of	72

SA 0629 RF

SA 0629 RF



1130 -SC

For Graphics Disable, Pull-down to GND via 1-k ± 5% resistor

0113 -1

del 3rd 62.10055.341 and 4th 62.10055.321
3rd and 4th have been purged
CE will confirm SQM if it can add BOM
CE will release EC to add to BOM


62.10040.611
2nd = 62.10053.561
3rd = 62.10055.341
4th = 62.10055.321


lab stuff 2nd,3rd and 4 th in BOM
Eng add 1st source(62.10040.611)


Eng do not stuff 4 th in BOM

because 4 th have been purge ,so stuff 1st in BOM
but CE said, 4th need stuff in PD if not any concern

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (1/7)			
Size	Document Number	Rev	
A3	HM42-CP	SC	
Date:	Friday, January 22, 2010	Sheet	4 of 72







Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V





Clarksfield H_VTTVID1 = Low, VTT = 1.1V
Arrandale H_VTTVID1 = High, VTT = 1.05V

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (4/7)			
Size	Document Number	Rev	
Custom	HM42-CP	SC	
Date:	Friday, January 22, 2010	Sheet	7 of 72

<http://laptop-motherboard-schematic.blogspot.com/>






POWER

GRAPHICS





PEG & DMI

AUBURN, CLARKUNF
 62.10040.611
 2ND = 62.10053.561
 3rd = 62.10055.341
 4th = 62.10055.321





SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.





Processor Strapping

PCI-Express Configuration Select	
CFG0	1:Single PEG(Default) 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation(Default) 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port (Default) 0:Enabled; An external Display Port device is connected to the Embedded Display Port


CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	CPU (7/7)	
Size A3	Document Number	Rev
	HM42-CP	SC
Date: Friday, January 22, 2010	Sheet 10 of 72	









SB 0811






HM42 NV Muxless SA 0925

1209 -SC



HM42 NV Muxless SA 0924












PCH strapping

BOOT BIOS Strap		
GNT#0	GNT#1	BOOT BIOS Location
0	0	LPC
1	0	Reserved
floating	0	PCI
floating	floating	SPI (Default)

PCI_GNT#1	
1	Default (internal pull-up)
0	Configures DMI for ESI compatible operation (Not for Mobile platform)



41 POLK_FWH
12 CLK_PCI_FB
40 CLK_PCI_KBC

1016 -SB



These pins are left as NC, because the function is disable.

These pins are left as NC, because the function is disable.




DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.

USB

Pair	Device
0	USB3
1	USB2
2	NC
3	MINICARD1 (WLAN)
4	WECAM
5	NC
6	NC
7	NC
8	3G SIM Card
9	USB1 (HS)
10	NC
11	Blue Tooth
12	MINIC2 (3G)
13	Cardreader

-SA 1001
HM42-CP SA



1006 -SA swap net

1204 -SC
Near R439

PCH strapping


A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **PCH (5/9)**

Size: A3
Document Number: **HM42-CP**
Date: Friday, January 22, 2010
Sheet: 15 of 72
Rev: **SC**






<http://laptop-motherboard-schematic.blogspot.com/>









1016 -SB





1016 -SB





LCD/INVERTER/CCD CONN *LCD/CCD CONN*



1016 -SB




1016 -SB



1005 -SA

define same as SJM50-PU,can use SJM50 Cable

Internal Mic



Pin 1- >right side
20.F1240.002 Pin1->left side
on same as JV70-CP

Discrete N11M

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD CONN

Size

Document Number

Rev

HM42-CP


Date: Friday, January 22, 2010

Sheet

23

	72

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.


Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




HM42 CP NV Muxless

Hsync & Vsync level shift



DDC_CLK & DATA level shift




JV50

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT CONN	
Size	Document Number	Rev	SC
Date: Friday, January 22, 2010		Sheet 24 of 72	

<http://laptop-motherboard-schematic.blogspot.com/>

SATA Connector



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD CONN

Size	Document Number
------	-----------------

HM42-CP


Rev	SC
-----	----

Date: Friday, January 22, 2010

Sheet	26	of	72
-------	----	----	----

<http://laptop-motherboard-schematic.blogspot.com/>

ODD Connector



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size

Document Number

HM42-CP

Rev


SC

Date: Friday, January 22, 2010

Sheet 27 of 72

<http://laptop-motherboard-schematic.blogspot.com/>

BLUETOOTH MODULE




EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request




JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
BLUETOOTH				
Size	Document Number			Rev
HM42-CP			SC	
Date: Friday, January 22, 2010		Sheet	28	of 72



BroadCom FAE said
we must to stuff Bead



Inductance: 4.7uH
rated Current : 0.7A
R44 -> 68.4R710.10G is a obsoleted part
2nd = 68.4R710.10E
3rd = 68.4R710.20P
Eng 2nd source stuff 68.4R750.20C
because of 68.4R710.10E shortage.

Discrete N11M

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title BCM57780






Size A3 Document Number HM42-CP Rev SC

Date: Friday, January 22, 2010 Sheet 30 of 72

LAN Connector

LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



UMA

緯創資通 Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONN

Size A3








Document Number HM42-CP

Date: Friday, January 22, 2010

Sheet 31 of 72

Rev SC

<http://laptop-motherboard-schematic.blogspot.com/>



previous 2.2uF 0603 10V Y5V
Current 2.2uF 0603 10V X5R
1211 -SC

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Azalia codec ALC272


Size A3 Document Number HM42-CP Rev SC

Date: Friday, January 22, 2010 Sheet 32 of 72


<http://laptop-motherboard-schematic.blogspot.com/>



Internal Speaker



0118 -1





Discrete N11M

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO SPEARK			
Size	Document Number	HM42-CP	Rev SC
Date: Friday, January 22, 2010	Sheet 34	of 72	

JV50

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Resrve MDC			
Size	Document Number		Rev
	HM42-CP		SC
Date: Friday, January 22, 2010		Sheet 35 of	72




Pin	Name	SD Mode Description
1	CD/DAT3	Card detect/Data line[Bit 3]
2	CMD	Command/Response
3	VSS1	Supply voltage ground
4	VDD	Supply voltage
5	CLK	Clock
6	VSS2	Supply voltage ground
7	DAT0	Data line[Bit 0]
8	DAT1	Data line[Bit 1]
9	DAT2	Data line[Bit 2]

Pin No.	SD/MMC	MS/MS PRO	xD
P1	xD-R/B		2P
P2	xD-RE		3P
P3	xD-CE		4P
P4	xD-CLE		5P
P5	xD-ALE		6P
P6	xD-WE		7P
P7	xD-WP		8P
P8	xD-DO		10P
P9	xD-D1		11P
P10	SD-DAT2	9P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/6P	1P/10P 1P/9P
P14	MS-VCC		9P
P15	MS-SCLK		8P
P16	MS-DAT3		7P
P17	MS-INS		6P
P18	MS-DAT2		5P
P19	MS-DAT0		4P

Pin No.	SD/MMC	MS/MS PRO	xD
P20	MS-DAT1		3P
P21	MS-BS		2P
P22	4in1-GND	3P/6P	1P/10P 1P/9P
P23	SD-VCC	4P	
P24	SD-CLK	5P	
P25	SD-DAT0	7P	
P26	xD-D2		12P
P27	xD-D3		13P
P28	xD-D4		14P
P29	SD-DAT1	8P	
P30	xD-D5		15P
P31	xD-D6		16P
P32	xD-D7		17P
P33	xD-VCC		18P
P34	XD-CD-SW		19P
P35	SD-WP-SW	SD-WP-SW	
P36	SD-CD-SW	SD-CD-SW	
P37	4 IN 1-GND	SD-WP/CD-SW-GND	
P38			

5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)





Pin	Name	Dir	description
1	XD_CD#	-	presence detect
2	R/B#	OUT	Ready / Busy (open-drain)
3	RE#	IN	Read Enable
4	CE#	IN	Card Enable
5	CLE	IN	Command Latch Enable
6	ALE#	IN	Address Latch Enable
7	WE#	IN	Write Enable
8	WP#	IN	Write Protect
9	GND	-	Ground
10	SD0	IN/OUT	data bit 0
11	SD1	IN/OUT	data bit 1
12	SD2	IN/OUT	data bit 2
13	SD3	IN/OUT	data bit 3
14	SD4	IN/OUT	data bit 4
15	SD5	IN/OUT	data bit 5
16	SD6	IN/OUT	data bit 6
17	SD7	IN/OUT	data bit 7
18	VCC	-	3.3V power

Pin	Pin Name	Description
1	VSS	Vss
2	BS	Bus state signal
3	DATA1	Data1 Parallel / NC Serial
4	SDIO/DATA0	Data0 Parallel / Data Serial
5	DATA2	Data2 Parallel / NC Serial
6	INS	Stick detect (connected to VSS)
7	DATA3	Data3 Parallel / NC Serial
8	SCLK	Clock signal
9	VCC	Vcc (2.7V - 3.6V)
10	VSS	Vss




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cardreader**
 Size: Document Number: **HM42-CP** Rev: **SC**
 Date: Friday, January 22, 2010 Sheet: 36 of 72


Mini Card Connector(WLAN)



Mini Card Connector(Robson2 and 3G)



Discrete N11M			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MINI CARD			
Size A3	Document Number HM42-CP		Rev SC
Date:	Friday, January 22, 2010	Sheet	37 of 72



Thermal Get define

Sensor0 => CPU

Sensor1=> system temp (thermal DPX1)

Sensor2=> HW T8 shut down(thermal DPX2)

Sensor3=> unused(thermal DPX3)

Sensor4=> MCH


Sensor5=> PCH

Sensor6=> Adpater Current

Sensor7=>dGPU

Sensor8=>Battery Thermal

Sensor9=>Battery Current



Therm_set voltage = $[49.9\text{K} / (21\text{K} + 49.9\text{K})] \times 5 = 3.519 \text{ V}$








$$\text{THERM_SET} = [(T_{\text{set}} - 72) \times 0.02 + 0.34] \times V_{\text{CC}}$$

T set = 90 degree


therm_set is 3.5V => $[(90-72) \times 0.02 + 0.34] \times 5 = 3.5\text{V}$

```
DXP1: System Sensor
DXP2: H/W Setting(T8)
DXP3: do not use
```

Prevent BIOS data loss solution
1019 -SB




Internal Keyboard Connector










change connect to FPC (Same as Lab)
20.K0251.026 Pin 1 -> left side
20.K0320.026 Pin 1 -> right side (use in lab stage)
so swap net

Cover Up Switch



do not use 74.00268.07B in project for Dearth suggestion
10-28 -SB

L16 -> 68.00082.011 is an obsoleted part
0930 -SA



PCB Version A/D (Pin#)	Pull-Down Resistor	Pull-Up Resistor (30V_AUX_S5)	Voltage
SA	100K	10K	3.0V
SB	100K	20K	2.75V
SC	100K	30K	2.54V
-I	100K	47K	2.24V
Reserved	100K	68K	1.94V
Reserved	100K	82K	1.81V
Reserved	100K	100K	1.65V


Value	PN
10K	63.10334.1DL
8.2K	63.82234.1DL
6.98K	64.69815.6DL
4.7K	63.47234.1DL
3K	64.30015.6DL
2K	64.20015.6DL
1K	63.10234.1DL

for ENE FAE suggest, SPICS# is push-pull pin,
don't need to pull high



-SA 0930

base on FAE Kevin discuss with KBC


EC BIOS Flash ROM



System BIOS Flash ROM





GOLDEN FINGER FOR DEBUG BOARD





Discrete N11M

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	BIOS	Rev	SC
Size	Document Number	HM42-CP	
Date:	Friday, January 22, 2010	Sheet	41 of 72




Eng stuff 20.K0498.006 Pin 1 ->right side
PD change to 20.K0373.006 pin 1 ->left side
so net mirror Vertically



LED



For 2010 Acer Project, WLAN and 3G LED control by KBC



0111 -1

```
Eng stuff 20.K0491.010 Pin 1 ->right side
PD change to 20.K0228.010 Pin 1 -> right side
do not swap net
```

Pin 1	5V_S5	
Pin 2	FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	MEDIA_LED#_R	HDD
Pin 5	3G_LED#_R	3G
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	FRONT_PWRLED#_Q	Power LED
Pin 10	GND	

	WLAN_LED_OFF#	WLAN_TEST_LED	WWAN_LED
WLAN ON Always on	L	H	L
WLAN ON (flash)	H	L	L
WWAN_ON	L	L	H
WLAN ON WWAN_ON	L	L	H

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LED&POWERBD CONN			
Size	Document Number		Rev
	HM42-CP		SO
Date:	Friday, January 22, 2010	Sheet 44 of	72

Run Power

3D3V_AUX_S5

*Del Aux Power schematic ,
it is not necessary for reservation*

1008 -SA



PM_SLP_S3#	1D5V_S0_DDR	1D5V_S0_PWRGD	0D75_S0
0	0	0	0
1	1	1	1

UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

RUN POWER and 3D3V AUX S5

Size

Document Number

HM42-CP


Rev

Date: Friday, January 22, 2010


Sheet 45 of 72

<http://laptop-motherboard-schematic.blogspot.com/>


ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




RT9025 1D5V




Charger BQ24745



Adapter



RT8209B 1D05V



Discrete N11M

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number



HM42-CP


Rev

SC

Date: Friday, January 22, 2010

Sheet 46 of 72





	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.

Title

RT8223 5V/3D3V

Size

Document Number

Rev


HM42-CP

SC


Date: Friday, January 22, 2010

Sheet 49 of 72


RT8209E for 1D5V



<http://laptop-motherboard-schematic.blogspot.com/>





RT8209E for VCCP




Freq=360KHz

because of 1.05V_S0 and 1.05V_VTT combin together
use PM_SLP_S3# Enable 1.05V power




RT9025 for 1D8V_S0

20090915



RT9026 for 0D75V_S0



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		RT9025 1D8V/RT9026 0D75	
Size	Document Number	Rev	SC
Date: Friday, January 22, 2010		Sheet 52	of 72

RT8208A for VGA




Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVVD
Performance (P0)	N11P-GE1	575	790	0.95 V
Performance (P0)	N11P-LP1	475	700	0.85 V
Balanced (P8)	N11P-GE1 N11P-LP1	405	324	0.85 V
Battery (P12)	N11P-GE1 N11P-LP1	135	135	0.80 V

Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVVD
Performance (P0)	<u>N11M-GE1</u>	625	790	<u>1.03 V</u>
Performance (P0)	N11M-LP1	525	700	0.86 V
Balanced (P8)	<u>N11M-GE1</u> , <u>N11M-LP1</u>	405	405	<u>0.85 V</u>
Battery (P12)	<u>N11M-GE1</u> , <u>N11M-LP1</u>	135	135	<u>0.85 V</u>

Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVVD
Performance (P0)	N11M-OP1	625	790	1.03 V
Performance (P0)	N11M-OP2	525	700	0.86 V
Balanced (P8)	N11M-OP1 N11M-OP2	405	405	0.85 V

N11P-GE1


For 40nm GPU the NVVDD and GPIO5(NVVDD_ALTV0) /GPIO6(NVVDD_ALTV1) relationship

GPIO6/NVDD_ALTV1	GPIO5//NVDD_ALTV0	NVDD
0	0	0.8
0	1	0.85
1	0	0.95

N11M-GE1/N11M-OP1

For 40nm GPU the NVVDD and GPIO5 (NVVDD_ALTVO) / GPIO6 (NVVDD_ALTV1) relationship

GPIO6/NVDD_ALTV1	GPIO5/NVDD_ALTV0	NVDD
0	1	0.85
1	0	1.03




cherry request 9 pcs Gap,
becasue of space concern,
only add 5pcs Cap.

UMA


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT8209A VGA CORE			
Size	Document Number	Rev	
Customr	HM42-CP		
Date: Friday, January 22, 2010	Sheet 55	of	72

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



• Pin Definition:

1	GND	Batt-, Battery Negative Terminal
2	GND	Batt-, Battery Negative Terminal
3	SMD	SMBus data interface I/O pin
4	SMC	SMBus clock interface I/O pin
5	TH	Connect to Resistor to GND (10kΩ to GND)
6	BI	System present pin, low active
7	BATT+	Batt+, Battery Positive Terminal
8	BATT+	Batt+, Battery Positive Terminal


<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
AD/BATT CONN			SC
Size	Document Number		
	HM42-CP		
Date: Friday, January 22, 2010	Sheet 57	of	72



Check test point

~~delete 3D3V_S0 test point~~



Test Point 放在 Dimm Door 打開可量測處

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AFTE TP

Size

Document Number


HM42-CP

Rev

SC

Date: Friday, January 22, 2010

Sheet 59 of 72



Logical Strap Bit Mapping

Strap	Bit	Value
STRAP0	USER[0]=1	5kohms
	USER[1]=1	10kohms
	USER[2]=1	15kohms
	USER[3]=1	20kohms
STRAP1	3GIO_PADCFG[0]=0	25kohms
	3GIO_PADCFG[1]=1	30kohms
	3GIO_PADCFG[2]=1	35kohms
	3GIO_PADCFG[3]=1	45kohms
STRAP2	PCI_DEVID[0]=0	0
	PCI_DEVID[1]=0	1
	PCI_DEVID[2]=1	2
	PCI_DEVID[3]=0	3

Table 4. Resistor for 3GIO_PADCFG in STRAP1

Configuration	3GIO_PADCFG [3:0]	Resistor Value	Notes
Previous	0110	25 kΩ pull down to GND	Previously changed Notebook Default
Updated	1110	35 kΩ pull up to VDD	Updated Notebook Default

Features	N11M-OP1
Host platform	PCI Express 2.0 x16
Memory interface	64-bit DDR3
Process technology	40 nm
Device ID	0x0A72

DeviceID

N11P-GE1 (0x0A29)
N11M-GE1 (0x0A75)
N11M-OP1 (0x0A72)

Configuration	Vendor	Strap
64Mx16 (DDR3)	Hynix	Dx2
	Samsung	Dx3

GPU_ROM_SI	for Hynix VRAM	
GPU_ROM_SO	RAM_CFG[0]=0	
GPU_ROM_SCLK	RAM_CFG[1]=1	
	RAM_CFG[2]=0	
	RAM_CFG[3]=0	

VGA_DEVICE	=1	
SMB_ALT_ADDR	=0	
FB_0_SIZE	=0	
XCLK_417	=0	

PEX_PL1_EN_TERM	=0	
SLOT_CLK_CFG	=1	
SUB_VENDOR	=1	
PCI_DEVID[4]	=1	

N11P-GE1	N11M-GE1
0	1

VGA 1 N11P-GE1 A3-->71.0N11P.GOU,
N11M-GE1-B -A3 -> 71.0N11M.EOU

Chip	N11P-GS1-A2	N11P-GE1-A2	N11P-LP1-A2
Device ID	0x0A72	0x0A29	0x0A28

Chip	N11M-GS1-B-A2	N11M-GE1-B-A2
Device ID	0x0A35	0x0A75

緯創資通 Wistron Corporation


21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.




File: N11P(1/6) PEG

Size: A2 Document Number

Date: Friday, January 29, 2010

Rev: SC






UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File			
N11P(6/6) POWER			
Size	Document Number	Rev	
A3	HM42-CP	SC	
Date:	Friday, January 22, 2010	Sheet	67 of 72

DDR3



SAMSUNG: 72.41164.H0U (Use OEM PN: VR.1GB0B.006)
HYNIX: 72.51G63.C0U (Use OEM PN: VR.1GB0G.004)




UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title				VRAM(1/4)			
Size	Document Number					Rev	
A3		HM42-CP				SC	
Date:	Friday, January 22, 2010		Sheet	68	of	72	

<http://laptop-motherboard-schematic.blogspot.com/>

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U



HM42-CP

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM(2/4)

Size
A3

Document Number

HM42-CPRev
SC

Date: Friday, January 22, 2010

Sheet 69

69

72

<http://laptop-motherboard-schematic.blogspot.com/>

DDR3

FB RAM5

FB RAM6

72.41164.H0U

72.41164.H0U

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

http://laptop-motherboard-schematic.blogspot.com/




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HM42-CP

VRAM(3/4)

Size A3 Document Number HM42-CP Rev SC

Date: Friday, January 22, 2010 Sheet 70 of 72



DDR3

The diagram illustrates the electrical connections for two DDR3 memory modules, specifically focusing on the command and address pins. The left module is labeled 72.41164.H0U and the right module is labeled 72.41164.H0U. Both modules are connected to a common bus system.

Pin Connections:

- FBVDD:** Connected to VDD and VDDQ pins.
- FBCMD:** Command pins (FBCMD_0 to FBCMD_30) are connected to various pins on the module.
- FBQ:** Data pins (FBQ_0 to FBQ_30) are connected to various pins on the module.
- Other Signals:** Includes FBQDQM0, FBQDQM1, FBQDQM2, FBQDQM3, FBQDQM4, FBQDQM5, FBQDQM6, FBQDQM7, FBQDQM8, FBQDQM9, FBQDQM10, FBQDQM11, FBQDQM12, FBQDQM13, FBQDQM14, FBQDQM15, FBQDQM16, FBQDQM17, FBQDQM18, FBQDQM19, FBQDQM20, FBQDQM21, FBQDQM22, FBQDQM23, FBQDQM24, FBQDQM25, FBQDQM26, FBQDQM27, FBQDQM28, FBQDQM29, FBQDQM30, FBQDQM31, FBQDQM32, FBQDQM33, FBQDQM34, FBQDQM35, FBQDQM36, FBQDQM37, FBQDQM38, FBQDQM39, FBQDQM40, FBQDQM41, FBQDQM42, FBQDQM43, FBQDQM44, FBQDQM45, FBQDQM46, FBQDQM47, FBQDQM48, FBQDQM49, FBQDQM50, FBQDQM51, FBQDQM52, FBQDQM53, FBQDQM54, FBQDQM55, FBQDQM56, FBQDQM57, FBQDQM58, FBQDQM59, FBQDQM60, FBQDQM61, FBQDQM62, FBQDQM63, FBQDQM64, FBQDQM65, FBQDQM66, FBQDQM67, FBQDQM68, FBQDQM69, FBQDQM70, FBQDQM71, FBQDQM72, FBQDQM73, FBQDQM74, FBQDQM75, FBQDQM76, FBQDQM77, FBQDQM78, FBQDQM79, FBQDQM80, FBQDQM81, FBQDQM82, FBQDQM83, FBQDQM84, FBQDQM85, FBQDQM86, FBQDQM87, FBQDQM88, FBQDQM89, FBQDQM90, FBQDQM91, FBQDQM92, FBQDQM93, FBQDQM94, FBQDQM95, FBQDQM96, FBQDQM97, FBQDQM98, FBQDQM99, FBQDQM100, FBQDQM101, FBQDQM102, FBQDQM103, FBQDQM104, FBQDQM105, FBQDQM106, FBQDQM107, FBQDQM108, FBQDQM109, FBQDQM110, FBQDQM111, FBQDQM112, FBQDQM113, FBQDQM114, FBQDQM115, FBQDQM116, FBQDQM117, FBQDQM118, FBQDQM119, FBQDQM120, FBQDQM121, FBQDQM122, FBQDQM123, FBQDQM124, FBQDQM125, FBQDQM126, FBQDQM127, FBQDQM128, FBQDQM129, FBQDQM130, FBQDQM131, FBQDQM132, FBQDQM133, FBQDQM134, FBQDQM135, FBQDQM136, FBQDQM137, FBQDQM138, FBQDQM139, FBQDQM140, FBQDQM141, FBQDQM142, FBQDQM143, FBQDQM144, FBQDQM145, FBQDQM146, FBQDQM147, FBQDQM148, FBQDQM149, FBQDQM150, FBQDQM151, FBQDQM152, FBQDQM153, FBQDQM154, FBQDQM155, FBQDQM156, FBQDQM157, FBQDQM158, FBQDQM159, FBQDQM160, FBQDQM161, FBQDQM162, FBQDQM163, FBQDQM164, FBQDQM165, FBQDQM166, FBQDQM167, FBQDQM168, FBQDQM169, FBQDQM170, FBQDQM171, FBQDQM172, FBQDQM173, FBQDQM174, FBQDQM175, FBQDQM176, FBQDQM177, FBQDQM178, FBQDQM179, FBQDQM180, FBQDQM181, FBQDQM182, FBQDQM183, FBQDQM184, FBQDQM185, FBQDQM186, FBQDQM187, FBQDQM188, FBQDQM189, FBQDQM190, FBQDQM191, FBQDQM192, FBQDQM193, FBQDQM194, FBQDQM195, FBQDQM196, FBQDQM197, FBQDQM198, FBQDQM199, FBQDQM200, FBQDQM201, FBQDQM202, FBQDQM203, FBQDQM204, FBQDQM205, FBQDQM206, FBQDQM207, FBQDQM208, FBQDQM209, FBQDQM210, FBQDQM211, FBQDQM212, FBQDQM213, FBQDQM214, FBQDQM215, FBQDQM216, FBQDQM217, FBQDQM218, FBQDQM219, FBQDQM220, FBQDQM221, FBQDQM222, FBQDQM223, FBQDQM224, FBQDQM225, FBQDQM226, FBQDQM227, FBQDQM228, FBQDQM229, FBQDQM230, FBQDQM231, FBQDQM232, FBQDQM233, FBQDQM234, FBQDQM235, FBQDQM236, FBQDQM237, FBQDQM238, FBQDQM239, FBQDQM240, FBQDQM241, FBQDQM242, FBQDQM243, FBQDQM244, FBQDQM245, FBQDQM246, FBQDQM247, FBQDQM248, FBQDQM249, FBQDQM250, FBQDQM251, FBQDQM252, FBQDQM253, FBQDQM254, FBQDQM255, FBQDQM256, FBQDQM257, FBQDQM258, FBQDQM259, FBQDQM260, FBQDQM261, FBQDQM262, FBQDQM263, FBQDQM264, FBQDQM265, FBQDQM266, FBQDQM267, FBQDQM268, FBQDQM269, FBQDQM270, FBQDQM271, FBQDQM272, FBQDQM273, FBQDQM274, FBQDQM275, FBQDQM276, FBQDQM277, FBQDQM278, FBQDQM279, FBQDQM280, FBQDQM281, FBQDQM282, FBQDQM283, FBQDQM284, FBQDQM285, FBQDQM286, FBQDQM287, FBQDQM288, FBQDQM289, FBQDQM290, FBQDQM291, FBQDQM292, FBQDQM293, FBQDQM294, FBQDQM295, FBQDQM296, FBQDQM297, FBQDQM298, FBQDQM299, FBQDQM300, FBQDQM301, FBQDQM302, FBQDQM303, FBQDQM304, FBQDQM305, FBQDQM306, FBQDQM307, FBQDQM308, FBQDQM309, FBQDQM310, FBQDQM311, FBQDQM312, FBQDQM313, FBQDQM314, FBQDQM315, FBQDQM316, FBQDQM317, FBQDQM318, FBQDQM319, FBQDQM320, FBQDQM321, FBQDQM322, FBQDQM323, FBQDQM324, FBQDQM325, FBQDQM326, FBQDQM327, FBQDQM328, FBQDQM329, FBQDQM330, FBQDQM331, FBQDQM332, FBQDQM333, FBQDQM334, FBQDQM335, FBQDQM336, FBQDQM337, FBQDQM338, FBQDQM339, FBQDQM340, FBQDQM341, FBQDQM342, FBQDQM343, FBQDQM344, FBQDQM345, FBQDQM346, FBQDQM347, FBQDQM348, FBQDQM349, FBQDQM350, FBQDQM351, FBQDQM352, FBQDQM353, FBQDQM354, FBQDQM355, FBQDQM356, FBQDQM357, FBQDQM358, FBQDQM359, FBQDQM360, FBQDQM361, FBQDQM362, FBQDQM363, FBQDQM364, FBQDQM365, FBQDQM366, FBQDQM367, FBQDQM368, FBQDQM369, FBQDQM370, FBQDQM371, FBQDQM372, FBQDQM373, FBQDQM374, FBQDQM375, FBQDQM376, FBQDQM377, FBQDQM378, FBQDQM379, FBQDQM380, FBQDQM381, FBQDQM382, FBQDQM383, FBQDQM384, FBQDQM385, FBQDQM386, FBQDQM387, FBQDQM388, FBQDQM389, FBQDQM390, FBQDQM391, FBQDQM392, FBQDQM393, FBQDQM394, FBQDQM395, FBQDQM396, FBQDQM397, FBQDQM398, FBQDQM399, FBQDQM400, FBQDQM401, FBQDQM402, FBQDQM403, FBQDQM404, FBQDQM405, FBQDQM406, FBQDQM407, FBQDQM408, FBQDQM409, FBQDQM410, FBQDQM411, FBQDQM412, FBQDQM413, FBQDQM414, FBQDQM415, FBQDQM416, FBQDQM417, FBQDQM418, FBQDQM419, FBQDQM420, FBQDQM421, FBQDQM422, FBQDQM423, FBQDQM424, FBQDQM425, FBQDQM426, FBQDQM427, FBQDQM428, FBQDQM429, FBQDQM430, FBQDQM431, FBQDQM432, FBQDQM433, FBQDQM434, FBQDQM435, FBQDQM436, FBQDQM437, FBQDQM438, FBQDQM439, FBQDQM440, FBQDQM441, FBQDQM442, FBQDQM443, FBQDQM444, FBQDQM445, FBQDQM446, FBQDQM447, FBQDQM448, FBQDQM449, FBQDQM450, FBQDQM451, FBQDQM452, FBQDQM453, FBQDQM454, FBQDQM455, FBQDQM456, FBQDQM457, FBQDQM458, FBQDQM459, FBQDQM460, FBQDQM461, FBQDQM462, FBQDQM463, FBQDQM464, FBQDQM465, FBQDQM466, FBQDQM467, FBQDQM468, FBQDQM469, FBQDQM470, FBQDQM471, FBQDQM472, FBQDQM473, FBQDQM474, FBQDQM475, FBQDQM476, FBQDQM477, FBQDQM478, FBQDQM479, FBQDQM480, FBQDQM481, FBQDQM482, FBQDQM483, FBQDQM484, FBQDQM485, FBQDQM486, FBQDQM487, FBQDQM488, FBQDQM489, FBQDQM490, FBQDQM491, FBQDQM

[illegible][illegible][illegible]

DDR3

The diagram illustrates the pin configurations for two Samsung H0U and Hynix C0U DDR3 memory modules. It details the connection of various pins including command, address, data, control, and power pins.

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U


<http://laptop-motherboard-schematic.blogspot.com/>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

VRAM(3/4)
HM42-CP


Date: Friday, January 22, 2010 Sheet 70 of 72

DDR3



SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U



UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(4/4)			
Size A3	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010	Sheet 71 of 72	

<http://laptop-motherboard-schematic.blogspot.com/>

3) Samsung VRAM FBRAM1~8 PN:VR.1GB0B.006

Hynix VRAM FBRAM1~8 PN:VR.1GB0G.004

4) VGA 1 N11P-GE1 A3->71.0N11P.G0U,
N11M-GE1-B -A3 -> 71.0N11M.E0U
N11M-OP1 ->

6) VGA 1 N11P-GE1-> R53 49.9K(64.49925.6DL)
N11M-GE1 -> R53 32.4K(64.32425.6DL)

7) R26 stuff Hynix VRAM : 15K(64.15025.6DL)
Samsung VRAM : 20K(64.20025.6DL)

8) R45 stuff N11M use 60.4 ohm (64.32425.6DL)
N11P use 40.2 ohm (64.40R25.6DL)

9) Muxless SKU stuff R181 2.37K (64.23715.6DL)
UMA SKU Stuff R181 2.4K (64.24015.6DL)

10) N11M OP1 ->R392 15K(64.15025.6DL)
N11M GE1 ->R392 30K(64.30025.6DL)

Mini Card 2nd and 3rd source PN confirm

Card Reader 2nd source confrim

[ECR]

Date	released by	ECR Number
11/22	Anita	R1001240

[Old]

PCH1 PN : 71.0IBEX.A0U

[New]

PCH1 PN : 71.0HM55.00U(KI.G5501.002)

[lab -SB]

2nd -> UMA (S01G)

1st -> Diserete N11P Hynix(S02G)

1st +3rd -> Diserete N11M Hynix(S03G)

2nd +4th -> Diserete N11M Samsung(S04G)

1st -> Diserete N11P Samsung (S05G)

2nd -> N11M Hynix_support Optimus (S06G)

[Eng -SC]

2nd -> UMA Non 3G (55.4GY01.S07G)

1st -> Diserete N11P Hynix_3G(55.4GZ01.S03G)

1st +3rd -> Diserete N11M Hynix_3G(55.4GY01.S09G)

2nd +4th -> Diserete N11M Samsung_Non 3G(55.4GZ01.S02G)

1st + 5th -> Diserete N11P Samsung _3G(55.4GY01.S10G)

1st +3 rd -> UMA Non 3G Non HDMI (55.4GW01.S01G)

[PD -1]

UMA 3G (55.4GY01.M01G)

Diserete N11P Hynix_3G(55.4GY01.M02G) => 1st

Diserete N11P Hynix_Non 3G(55.4GY01.M03G) => 2nd

UMA Non 3G (55.4GY01.M04G)

Diserete N11M Hynix_3G(55.4GY01.M05G)

Diserete N11P Samsung _3G(55.4GY01.M06G) =>1 st

Diserete N11M Samsung_Non 3G(55.4GY01.M07G)

[PD action]

qual TPCN1 2nd source(20.K0296.006)

qual KB1 2nd source(20.K0382.026)

qual HDMI 2nd and 3rd

qual ODD1 3rd source(62.10065.E01)

qual PWRCN1 2nd and 3rd

qual RTC1 4th source

qual BT1 2nd and 3 source

qual U51 and U15 2nd source

qual TC13 2nd source(77.21571.111)

qual U32 2nd source

Qual HS1,HS2 2nd: 34.4B417.401

<http://laptop-motherboard-schematic.blogspot.com/>

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Modify History		
Size	Document Number	Rev
	HM42-CP	SC
Date: Friday, January 22, 2010	Sheet 72 of 72	