


W37 Block Diagram

04241-SA



PCB Layer Stackup

- L1: Signal 1
- L2: GND
- L3: Inner Signal 2
- L4: Inner Signal 3
- L5: VCC
- L6: Signal 4

Battery Charger

MAX1909ETI

INPUTS OUTPUTS

AD+ BAT+ DCBATOUT

SYSTEM DC/DC

ISL6227

INPUT OUTPUT

DCBATOUT 2D5V_S3, 1D8V_S5

SYSTEM DC/DC

TPS 5130

INPUT OUTPUT

DCBATOUT 5V_S5 3D3V_S5 1D2V_S0

CPU V_CORE

ISL6559CR

INPUT OUTPUT

DCBATOUT VCC_CORE_S0

SYSTEM POWER

LP2951ACM/APL5331KAC-TR

INPUT OUTPUT

2D5V_S3 DCBATOUT 1D25V_S3 5V_AUX_S5

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
BLOCK DIAGRAM

Size
A3 Document Number
W37

Date: Monday, March 14, 2005

Sheet 1 of 51

Rev
SB


-1 ver will change



CPU(62.10055.091) U70
NB(71.RS48M.B0U) U16
SB(71.SB400.D0U) U34
CLK GEN(71.00137.B0W) U15
DDR cnt.(62.10017.311) DIM2
KBC (71.03910.B0G)U35
Remove SKT1(21.H0080.001)
Hole3(34.46i15.001)
Hole4(34.46i12.001)
Hole8(34.46i14.001)
Hole25(34.4B301.001)
Hole26(34.46i14.001)
GND20(34.4B312.001)

1/27
Revise:
support @D5V_S0 for AVDD (Page 13) CRT ripple
ADD GND8~GND20 EMI
change power of MDC form 3D3V_S0 to 3D3V_S5 spec
issue
improve power on sequence (1.8/S5 to 3.3/S5)
C158-->0.01u;C156-->1u
Add 1u at 3D3V_S0/inverter (C809)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CHANGE HISTORY			
Size A3	Document Number W37		Rev SB
Date:	Friday, March 25, 2005	Sheet 2 of	51





62.10030.041

By ME request U11 P/N:

Main 62.10030.041



Second 62.10053.221

Third 62.10053.201

BGA754-SKT-U



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU(1/4) HyperTransport I/F	
Size A3	Document Number W37
Date: Friday, March 25, 2005	Sheet 4 of 51


2D5V VDDA S0



Validation Test Points

LAYOUT: Place close to the CPU.











BGA754-SKT-U

BGA754-SKT-U

LAYOUT: Place in uPGA socket cavity.



LAYOUT: Place on backside of processor.



M_AA0 112
M_AA1 111
M_AA2 110
M_AA3 109
M_AA4 108
M_AA5 107
M_AA6 106
M_AA7 105
M_AA8 102
M_AA9 101
M_AA10 115
M_AA11 100
M_AA12 99
M_ABS#0 117
M_ABS#1 116
M_DATA R 0 5
M_DATA R 1 7
M_DATA R 2 13
M_DATA R 3 17
M_DATA R 4 6
M_DATA R 5 8
M_DATA R 6 14
M_DATA R 7 18
M_DATA R 8 19
M_DATA R 9 29
M_DATA R 10 29
M_DATA R 11 31
M_DATA R 12 20
M_DATA R 13 24
M_DATA R 14 30
M_DATA R 15 32
M_DATA R 16 41
M_DATA R 17 43
M_DATA R 18 49
M_DATA R 19 53
M_DATA R 20 42
M_DATA R 21 44
M_DATA R 22 50
M_DATA R 23 54
M_DATA R 24 55
M_DATA R 25 59
M_DATA R 26 65
M_DATA R 27 67
M_DATA R 28 56
M_DATA R 29 60
M_DATA R 30 66
M_DATA R 31 68
M_DATA R 32 127
M_DATA R 33 129
M_DATA R 34 135
M_DATA R 35 139
M_DATA R 36 128
M_DATA R 37 130
M_DATA R 38 136
M_DATA R 39 140
M_DATA R 40 141
M_DATA R 41 145
M_DATA R 42 151
M_DATA R 43 153
M_DATA R 44 142
M_DATA R 45 146
M_DATA R 46 152
M_DATA R 47 154
M_DATA R 48 163
M_DATA R 49 165
M_DATA R 50 171
M_DATA R 51 175
M_DATA R 52 164
M_DATA R 53 166
M_DATA R 54 172
M_DATA R 55 176
M_DATA R 56 177
M_DATA R 57 181
M_DATA R 58 187
M_DATA R 59 189
M_DATA R 60 178
M_DATA R 61 182
M_DATA R 62 188
M_DATA R 63 190

NORMAL TYPE

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10 / AP
A11
A12
BA0
BA1

DM0 12
DM1 26
DM2 48
DM3 62
DM4 134
DM5 148
DM6 170
DM7 184
DM8 78

CK0 35
CK1 160
CK2 89
CK2 91

SCL 195
SDA 193

VDD 9
VDD 10
VDD 21
VDD 22
VDD 33
VDD 34
VDD 36
VDD 45
VDD 46
VDD 57
VDD 58
VDD 69
VDD 70
VDD 81
VDD 82
VDD 92
VDD 93
VDD 94
VDD 113
VDD 114
VDD 131
VDD 132
VDD 143
VDD 144
VDD 155
VDD 156
VDD 157
VDD 167
VDD 168
VDD 179
VDD 180
VDD 191
VDD 192

VSS 3
VSS 4
VSS 15
VSS 16
VSS 27
VSS 28
VSS 38
VSS 39
VSS 40
VSS 51
VSS 52
VSS 63
VSS 64
VSS 75
VSS 76
VSS 87
VSS 88
VSS 90
VSS 103
VSS 104
VSS 125
VSS 126
VSS 137
VSS 138
VSS 149
VSS 150
VSS 159
VSS 161
VSS 162
VSS 173
VSS 174
VSS 185
VSS 186

M_ADM#0
M_ADM#1
M_ADM#2
M_ADM#3
M_ADM#4
M_ADM#5
M_ADM#6
M_ADM#7

M_CLK#5 5.9
M_CLK#5 5.9
M_CLK#7 5.9
M_CLK#7 5.9

SMBC_SB
SMBD_SB

NOT SUPPORT ECC CHECK
AMD suggested pull-low

CB0 71
CB1 73
CB2 79
CB3 83
CB4 72
CB5 74
CB6 80
CB7 84

TPAD30 TP70
TPAD30 TP13
TPAD30 TP58

118
120
119
1
2
197
199
201
GND

M_BA0 112
M_BA1 111
M_BA2 110
M_BA3 109
M_BA4 108
M_BA5 107
M_BA6 106
M_BA7 105
M_BA8 102
M_BA9 101
M_BA10 115
M_BA11 100
M_BA12 99
M_BBS#0 117
M_BBS#1 116
M_DATA R 0 5
M_DATA R 1 7
M_DATA R 2 13
M_DATA R 3 17
M_DATA R 4 6
M_DATA R 5 8
M_DATA R 6 14
M_DATA R 7 18
M_DATA R 8 19
M_DATA R 9 29
M_DATA R 10 29
M_DATA R 11 31
M_DATA R 12 20
M_DATA R 13 24
M_DATA R 14 30
M_DATA R 15 32
M_DATA R 16 41
M_DATA R 17 43
M_DATA R 18 49
M_DATA R 19 53
M_DATA R 20 42
M_DATA R 21 44
M_DATA R 22 50
M_DATA R 23 54
M_DATA R 24 55
M_DATA R 25 59
M_DATA R 26 65
M_DATA R 27 67
M_DATA R 28 56
M_DATA R 29 60
M_DATA R 30 66
M_DATA R 31 68
M_DATA R 32 127
M_DATA R 33 129
M_DATA R 34 135
M_DATA R 35 139
M_DATA R 36 128
M_DATA R 37 130
M_DATA R 38 136
M_DATA R 39 140
M_DATA R 40 141
M_DATA R 41 145
M_DATA R 42 151
M_DATA R 43 153
M_DATA R 44 142
M_DATA R 45 146
M_DATA R 46 152
M_DATA R 47 154
M_DATA R 48 163
M_DATA R 49 165
M_DATA R 50 171
M_DATA R 51 175
M_DATA R 52 164
M_DATA R 53 166
M_DATA R 54 172
M_DATA R 55 176
M_DATA R 56 177
M_DATA R 57 181
M_DATA R 58 187
M_DATA R 59 189
M_DATA R 60 178
M_DATA R 61 182
M_DATA R 62 188
M_DATA R 63 190

REVERSE TYPE

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10 / AP
A11
A12
BA0
BA1

DM0 12
DM1 26
DM2 48
DM3 62
DM4 134
DM5 148
DM6 170
DM7 184
DM8 78

CK0 35
CK1 160
CK2 89
CK2 91

SCL 195
SDA 193

VDD 9
VDD 10
VDD 21
VDD 22
VDD 33
VDD 34
VDD 36
VDD 45
VDD 46
VDD 57
VDD 58
VDD 69
VDD 70
VDD 81
VDD 82
VDD 92
VDD 93
VDD 94
VDD 113
VDD 114
VDD 131
VDD 132
VDD 143
VDD 144
VDD 155
VDD 156
VDD 157
VDD 167
VDD 168
VDD 179
VDD 180
VDD 191
VDD 192

VSS 3
VSS 4
VSS 15
VSS 16
VSS 27
VSS 28
VSS 38
VSS 39
VSS 40
VSS 51
VSS 52
VSS 63
VSS 64
VSS 75
VSS 76
VSS 87
VSS 88
VSS 90
VSS 103
VSS 104
VSS 125
VSS 126
VSS 137
VSS 138
VSS 149
VSS 150
VSS 159
VSS 161
VSS 162
VSS 173
VSS 174
VSS 185
VSS 186

CB0 71
CB1 73
CB2 79
CB3 83
CB4 72
CB5 74
CB6 80
CB7 84

TPAD30 TP70
TPAD30 TP13
TPAD30 TP58

118
120
119
1
2
197
199
201
GND

M_CS#2 5.9
M_CS#3 5.9
M_CKE#1 5.9
M_DQS R0
M_DQS R1
M_DQS R2
M_DQS R3
M_DQS R4
M_DQS R5
M_DQS R6
M_DQS R7
M_ADM#0
M_ADM#1
M_ADM#2
M_ADM#3
M_ADM#4
M_ADM#5
M_ADM#6
M_ADM#7

M_CLK#4 5.9
M_CLK#4 5.9
M_CLK#6 5.9
M_CLK#6 5.9

SMBC_SB 3.21
SMBD_SB 3.21

1 4K7R3
2 R460
3 3D3V_S0


NOT SUPPORT ECC CHECK
AMD suggested pull-low

CB0 71
CB1 73
CB2 79
CB3 83
CB4 72
CB5 74
CB6 80
CB7 84

TPAD30 TP70
TPAD30 TP13
TPAD30 TP58



118
120
119
1
2
197
199
201
GND

M_ADM_R[7..0] 9
M_DATA_R_[63..0] 9
M_DQS_R[7..0] 9
M_AA[13..0] 5.9
M_ABS#[1..0] 5.9
M_BA[13..0] 5.9
M_BBS#[1..0] 5.9



SERIES DAMPING

PLACE RNS CLOSE TO FIRST DM (DM1), < 0.75"
STRICT EQUAL LENGTH LIMITATION WITH DQS,
CB PINS











5,8 M_CKE#0 <<< M_CKE#0
5,8 M_CKE#1 <<< M_CKE#1

05/10
Remove the damping resistor for AMD suggest.


PARALLEL TERMINATION

PULL HIGH STUBS < 0.8", PLACE RPs CLOSE TO SECOND DM (DM2)
NO EQUAL LENGTH LIMITATION







M_ADM_R[7..0] 8
M_ADM[7..0] 5
M_DATA[63..0] 5
M_DATA_R_[63..0] 8
M_DQS[7..0] 5
M_DQS_R[7..0] 8
M_AA[13..0] 5,8
M_ABS#[1..0] 5,8
M_BA[13..0] 5,8
M_BBS#[1..0] 5,8
M_AWE# 5,8
M_ACAS# 5,8
M_ARAS# 5,8
M_BWE# 5,8
M_BCAS# 5,8
M_BRAS# 5,8
M_CS#0 5,8
M_CS#1 5,8
M_CS#2 5,8
M_CS#3 5,8

Place it near CPU




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



KEMET, NT:5.7, B2 size
ST100U4VBM-1 (80.10716.321)
Iripple=1.1A, ESR=70mohm


SANYO, NT\$:6.1
Iripple=1.1A,ESR=70mohm
3.5/2.8/2.0
77.21071.031



0.22u x 10

CLAW HAMMER TO NB

NB TO CLAW HAMMER



4 CPUCADOUT[15..0] >>>
4 CPUCADOUTJ[15..0] >>>

CPUCADOUT15 T26 HT_RXCAD15P
CPUCADOUTJ15 R26 HT_RXCAD15N
CPUCADOUT14 U25 HT_RXCAD14P
CPUCADOUTJ14 U24 HT_RXCAD14N
CPUCADOUT13 V26 HT_RXCAD13P
CPUCADOUTJ13 U26 HT_RXCAD13N
CPUCADOUT12 W25 HT_RXCAD12P
CPUCADOUTJ12 W24 HT_RXCAD12N
CPUCADOUT11 AA25 HT_RXCAD11P
CPUCADOUTJ11 AA24 HT_RXCAD11N
CPUCADOUT10 AB26 HT_RXCAD10P
CPUCADOUTJ10 AA26 HT_RXCAD10N
CPUCADOUT9 AC25 HT_RXCAD9P
CPUCADOUTJ9 AC24 HT_RXCAD9N
CPUCADOUT8 AD26 HT_RXCAD8P
CPUCADOUTJ8 AC26 HT_RXCAD8N

CPUCADOUT7 R23 HT_RXCAD7P
CPUCADOUTJ7 R28 HT_RXCAD7N
CPUCADOUT6 T30 HT_RXCAD6P
CPUCADOUTJ6 R30 HT_RXCAD6N
CPUCADOUT5 T28 HT_RXCAD5P
CPUCADOUTJ5 T29 HT_RXCAD5N
CPUCADOUT4 U23 HT_RXCAD4P
CPUCADOUTJ4 U22 HT_RXCAD4N
CPUCADOUT3 Y30 HT_RXCAD3P
CPUCADOUTJ3 W30 HT_RXCAD3N
CPUCADOUT2 Y28 HT_RXCAD2P
CPUCADOUTJ2 Y29 HT_RXCAD2N
CPUCADOUT1 AB23 HT_RXCAD1P
CPUCADOUTJ1 AA23 HT_RXCAD1N
CPUCADOUT0 AC23 HT_RXCAD0P
CPUCADOUTJ0 AC28 HT_RXCAD0N

4 CPUHTTCLKOUT1 >>> CPUHTTCLKOUT1 Y26 HT_RXCLK1P
4 CPUHTTCLKOUTJ1 >>> CPUHTTCLKOUTJ1 W26 HT_RXCLK1N

4 CPUHTTCLKOUT0 >>> CPUHTTCLKOUT0 W23 HT_RXCLK0P
4 CPUHTTCLKOUTJ0 >>> CPUHTTCLKOUTJ0 W28 HT_RXCLK0N

4 CPUHTTCTLOUT0 >>> CPUHTTCTLOUT0 P29 HT_RXCTLN
4 CPUHTTCTLOUTJ0 >>> CPUHTTCTLOUTJ0 N29 HT_RXCTLN

1D2V_HT0A_S0 1 1 R134 2 R521 HT_RXCALN D27
1 1 49D9R2F HT_RXCALP E27
49D9R2F

U16A

PART 10F6

HYPER TRANSPORT CPU I/F

RS480M-U

HT_TXCAD15P R24 NB0CADOUT15
HT_TXCAD15N R25 NB0CADOUTJ15
HT_TXCAD14P N26 NB0CADOUT14
HT_TXCAD14N P26 NB0CADOUTJ14
HT_TXCAD13P N25 NB0CADOUT13
HT_TXCAD13N L26 NB0CADOUT12
HT_TXCAD12P M26 NB0CADOUTJ12
HT_TXCAD12N J26 NB0CADOUT11
HT_TXCAD11P K26 NB0CADOUTJ11
HT_TXCAD11N J24 NB0CADOUT10
HT_TXCAD10P J25 NB0CADOUTJ10
HT_TXCAD10N G26 NB0CADOUT9
HT_TXCAD9P H26 NB0CADOUTJ9
HT_TXCAD9N G24 NB0CADOUT8
HT_TXCAD8P G25 NB0CADOUTJ8
HT_TXCAD8N

HT_TXCAD7P L30 NB0CADOUT7
HT_TXCAD7N M30 NB0CADOUTJ7
HT_TXCAD6P L28 NB0CADOUT6
HT_TXCAD6N L29 NB0CADOUTJ6
HT_TXCAD5P J29 NB0CADOUT5
HT_TXCAD5N K29 NB0CADOUTJ5
HT_TXCAD4P H30 NB0CADOUT4
HT_TXCAD4N H29 NB0CADOUTJ4
HT_TXCAD3P E29 NB0CADOUT3
HT_TXCAD3N E28 NB0CADOUTJ3
HT_TXCAD2P D30 NB0CADOUT2
HT_TXCAD2N E30 NB0CADOUTJ2
HT_TXCAD1P D28 NB0CADOUT1
HT_TXCAD1N D29 NB0CADOUTJ1
HT_TXCAD0P B29 NB0CADOUT0
HT_TXCAD0N C29 NB0CADOUTJ0


HT_TXCLK1P L24 NB0HTTCLKOUT1 >>> NB0HTTCLKOUT1 4
HT_TXCLK1N L25 NB0HTTCLKOUTJ1 >>> NB0HTTCLKOUTJ1 4

HT_TXCLK0P E29 NB0HTTCLKOUT0 >>> NB0HTTCLKOUT0 4
HT_TXCLK0N G29 NB0HTTCLKOUTJ0 >>> NB0HTTCLKOUTJ0 4


HT_TXCTLN M29 NB0HTTCTLOUT >>> NB0HTTCTLOUT 4
HT_TXCTLN M28 NB0HTTCTLOUTJ >>> NB0HTTCTLOUTJ 4

HT_TXCALP B28 HT_TXCALP 1 R137
HT_TXCALN A28 HT_TXCALN 2 Y00R2F


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




When disable local frame buffer,
VDD_MEM connect to 2D5V_S3, MEM_VMODE
connect to GND, MEM_VREF connect to
2D5V_S3, MPVDD connected to 1D8V
DSG-215-RS480-04.PDF




DO NOT SUPPORT SIDEPORT MEMORY
DUMMY IT



DO NOT SUPPORT SIDEPORT MEMORY
DUMMY IT







CRT I/F & CONNECTOR


Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.




Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Ferrite bead impedance: 47ohm@100MHz


Layout Note:
Place these resistors
close to the CRT-out
connector




Hsync & Vsync level shift



DDC_CLK & DATA level shift



5V @ ext. CRT side



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT/TV Connector

Size

Document Number

W37

Rev

SB

Date: Friday, April 15, 2005

Sheet 16 of 51

LED / INVERTER INTERFACE


LCD/INV CONN

TOP VIEW


LCD CONN

40


39




LCD POWER



Place them as close to LCD as possible








REQUIRED SYSTEM STRAPS







	ACPWRON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHZ-Clock Input Buffer DEFAULT	USB PHY PWRDOWN DISABLE DEFAULT	USB INT PLL48 DEFAULT	14MHZ OSC MODE DEFAULT	CPU I/F=K8 DEFAULT	ROM TYPE H,H=PCI (X Bus) ROM H,L=LPC ROM I	
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTENNAL RTC (NOT SUPPORTED W/IT8712)	SIO 48MHz DEFAULT	48MHZ -Crytsal Pad	USB PHY PWRDOWN ENABLE	USB EXT. 48MHZ	14MHZ XTAL MODE	CPU I/F=P4	L,H=LPC ROM II L,L=Firmware Hub ROM	



DEBUG STRAPS

	PDAK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH	USE LONG RESET DEFAULT	RESERVED	RESERVED	RESERVED	RESERVED	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	RESERVED
STRAP LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

USB PORT




緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB and MDC I/F	
Size	Document Number			Rev
A3		W37		SB
Date:	Friday, March 25, 2005	Sheet	24	of 51


HD Connector




SATA HD Connector



CD-ROM CONNECTOR






PCMCIA Socket

Cardbus I/F



1394 Connector






CBB_IORD# 27
CBB_IOWR# 27
CBB_OE# 27
CBB_WE# 27
CBB_REG# 27
CBB_RDY 27
CBB_WP 27
CBB_RESET 27
CBB_WAIT# 27
CBB_INPACK# 27














CBB_CE1# 27
CBB_CE2# 27
CBB_BVD1# 27
CBB_BVD2# 27
CBB_CD1# 27
CBB_CD2# 27
CBB_VS1# 27
CBB_VS2# 27

CBB_D10 27
CBB_D9 27
CBB_D8 27
CBB_D7 27
CBB_D6 27
CBB_D5 27
CBB_D4 27
CBB_D3 27
CBB_D2 27
CBB_D1 27
CBB_D0 27
CBB_A19 27
CBB_A18 27
CBB_A17 27
CBB_A16 27
CBB_A15 27
CBB_A14 27
CBB_A13 27
CBB_A12 27
CBB_A11 27
CBB_A10 27
CBB_A9 27
CBB_A8 27
CBB_A7 27
CBB_A6 27
CBB_A5 27
CBB_A4 27
CBB_A3 27
CBB_A2 27
CBB_A1 27
CBB_A0 27
CBB_VS2# 27
CBB_RESET 27
CBB_WAIT# 27
CBB_INPACK# 27
CBB_REG# 27
CBB_BVD2# 27
CBB_BVD1# 27
CBB_WP 27
CBB_CD2# 27





R380 is used only at RTL8110S(B) application and only at 93C56 is used.




LAN Connector

10/100




Green - 100M
Yellow - Active
Orange - 10M

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,6mil separation.
- 6.36mil between pairs and any other signal trace.
- 7.12 mil between other paires.
- 8.Must not cross ground moat .




10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6

18,22,26,29 PCI_AD[31..0]




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			MINI-PCI
Size	Document Number	Rev	
A3	W37	SB	
Date:	Tuesday, March 15, 2005	Sheet	31 of 51







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Keyboard matrix (from vendor)


	US	Eur	Jap	Ohter
MATRIXID1#	1	0	1	0
MATRIXID2#	1	1	0	0




Internal KeyBoard Connector



TouchPad Connector



TOUCHPAD BUTTON SWITCH



緯創資通


Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File	LAUNCH / TOUCHPAD / KB CONN		
Size	Document Number	Rev	SB
A3	W37		
Date: Wednesday, April 06, 2005	Sheet	35	of 51

LAUNCH KEY BUTTON DEFINITION


FAN_CONTROL	KROW2	KCOL17
WIRELESS	KROW1	KCOL17



ROM SIZE MAX. 512KBYTE




TOP VIEW





(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD




Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title			Debug (Gold Finger)	
Size	Document Number		Rev	
A3		W37		SB
Date:	Tuesday, March 15, 2005	Sheet	37	of 51

RS480M POWER GOOD CIRCUIT




Title		
POWERGOOD&ENABLES(2/2)		
Size	Document Number	Rev
A3	W37	SB
Date:	Tuesday, March 15, 2005	Sheet 40 of 51


CPU_CORE
Intersil 6559CR + ISL6207CB*2 (Dummy *1)



Vdrop is over spec
under max loading




Rt=10^[11.09-1.13log(fs)]
Rt=107K, => fs=230KHz
But real freq.=270KHz




Main Source:
KEMET 2D5V/ 330uF / ESR=9mohm / Iripple=3.7A / ST330U2D5VDM-3
80.3371V.191/ 7.3*4.3*1.9 / NT\$:9.0
2'nd Source:
Panasonic 2V/ 330uF / ESR=9mohm / Iripple=3.0A/ SE330U2VDM-2
79.33719.20A/ 7.3*4.3*1.9 / NT\$:9.5

Panasonic 25V / E1 Cap.
8.5*6.5mm / SMD
ESR=0.26ohm, Iripple=0.3A
FX Serial



Place close to ISL6559

```
Iocset=90uA ; Iocp=1.5*I(full)
90uA/1.5=60uA----> respect to Full load
If full load is 44A
60uA*Rsen=(44A/2)*(6.8m/2)*1.3
Rsen~ 1.62K
```





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title			
ISL6227 1D8V 2D5V			
Size	Document Number	Rev	
A3	W37	SB	
Date: Tuesday, March 29, 2005			
Sheet 44 of 51			

(1D2V=>CH1 , 3D3V=>CH2 , 5V =>CH3)

R198








$T(\text{soft}) = 1.736\text{ms}$



<i>PWM_SEL</i>	<i>Condition</i>	<i>Voltage</i>
	<i>H : Auto PWM/SKIP</i>	<i>2.2V(Min)~</i>
	<i>* L : PWM fixed (300KHz)</i>	<i>~0.3V(Max)</i>



TI TPS5130 for 1D2V, 5V, 3D3V

(1D2V=>CH1 , 5V=>CH2 , 3D3V =>CH3)



5V_AUX_S5

5/17 power team change




Trace Length=1cm (500mils)
Trace Width=8mils
Trace Resistance>25mohm

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
1D25V_LDO/5V_AUX			
Size A3	Document Number		Rev
	W37		SB
Date:	Monday, March 14, 2005	Sheet 47 of	51


Need change package











緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CHARGER MAX1909		
Size	Document Number	Rev	SB
Custom	W37		
Date:	Friday, April 15, 2005	Sheet	48 of 51


Adaptor in to generate DCBATOUT








SB



34.46i15.001 34.46i14.001 34.46i13.001 34.46i14.001



34.46i12.001 34.46i13.001 34.4B301.001

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
MISC		
Size	Document Number	Rev
A3	W37	SB
Date: Monday, April 18, 2005		
Sheet 51 of 51		