

# Parker Block Diagram

**CPU**  
 U1400 FW289  
 U1500 UP954  
 U2100  
 U7500 JW620  
 U7600 FW418

**Clock Generator**  
 ICS 951463 4

**Intel Mobile CPU**  
 Yonah / Merom ULV  
 FSB:533MHz 5,6

Project code:91.4S701.001  
 PCB P/N :48.4S701.001  
 REVISION :06240-1

**RS600ME**  
 DUAL DDR2 CHANNEL  
 INTEGRATED GRAPHICS  
 PCI-EXPRESS(4)  
 LVDS 7,8,9,10,11

12.1WXGA 17 (LVDS)

CRT Port 16 (RGB CRT)

**200-PIN DDR2 SODIMM**  
 Support Aero Glass

ON-BOARD RAM 1G  
 CELL X 8 12,13,14 (DDRII 533/667MHz)

UNBUFFERED DDR2  
 SODIMM Socket 15 (DDRII 533/667MHz)

**ATI SB600**  
 USB 2.0/1.1 ports (10)  
 High Definition Audio  
 ATA 66/ 100/133  
 SATA2 (4)  
 LPC I/F  
 PCI/PCI BRIDGE  
 ACPI 2.0  
 SPI 18,19,20,21,22

ALINK x4

IDE: PATA HDD 33

PCI BUS: TI 7402 Card reader 1394 2 port 24,25 (8 in 1), 1394 CONN 26, SD card 26

Power Switch 31

Express Card Slot 54mm PCIE3 31

Mini-Card WWAN PCIE1 32 (PORT9)

Mini-Card 802.11a/g/n PCIE2 32

Biometric PORT5 17

Bluetooth PORT7 31

USB\*2 PORT0.1, P-USB\*1 PORT2 34

Digi Tizer PORT3 17

BCM5756ME Giga LAN TPM 1.2 PCIE0 27

RJ45 CONN 28

**AZALIA**

MIC IN

Digital MIC Array

LINE OUT

Speaker AMP, Headphone AMP.

TI TPA6040A4 30

INT.SPKR

BIOS SPI FLASH 2MB 33

EC SMSC MEC5025 35

SIO Expander SMSC ECE5021 36

Touch Pad 37

KBC SMSC ECE1077 37

Int. KB 37

**Battery Charger**  
 ISL88731 39,40

INPUTS	OUTPUTS
+PWR_SRC	+PBATT

**CPU DC/DC**  
 ADP3207 42

INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

**System DC/DC**  
 ISL6236/MAX8778 43

INPUTS	OUTPUTS
+PWR_SRC	+3.3V_RTC_LDO
	+5V_ALW
	+3.3V_ALW

**LDO** MAX8794 44

+1.8V_SUS	+1.5V_RUN
-----------	-----------

**LDO** TPS51100 44

+1.8V_SUS	+0.9V_DDR_VTT
	V_DDR_NB_REF

**System DC/DC**  
 ISL6236/MAX8778 45

+PWR_SRC	+1.8V_SUS
	+1.05V_VCCP

**System DC/DC**  
 ISL6236/MAX8778 46

+PWR_SRC	+NB_VCORE
	+1.2V_SUS

**PCB LAYER**

L1:TOP  
 L2:Signal  
 L3:GND  
 L4:Signal  
 L5:GND  
 L6:VCC  
 L7:Signal  
 L8:GND  
 L9:Signal  
 L10:BOTTOM

08/14/2007

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size A3 Document Number Parker Rev -1

Date: Wednesday, August 29, 2007 Sheet 1 of 53

DVI CRT      S/PDIF      SMBus      USB 2.0 PORT8      RJ45

**Media-Slice** 38

# CLK-GEN ICS951463

EXT CLK FREQUENCY SELECT TABLE(MHZ)

FSC	FSB	FSA	CPU	SRC	PCI	REF
1	0	1	100	100	33	14.31
0	0	1	133	100	33	14.31
0	1	1	166	100	33	14.31
0	1	0	200	100	33	14.31
0	0	0	266	100	33	14.31
1	0	0	333	100	33	14.31
1	1	0	400	100	33	14.31
1	1	1	Resv	100	33	14.31

CLKREQA# B# C# MAP

CLKREQA#	CLKSRC 7 NB ALINK
	CLKSRC 5 EXPRESS CARD
	CLKSRC 6 SB ALINK
CLKREQB#	CLKSRC 2 WLAN
	CLKSRC 4 LOM
	CLKSRC 0 WWAN
CLKREQC#	ATIGCLK 1 NB-PCIEX16
	ATIGCLK 2 NO -USED

## ATI NB-RS600ME STRAP PIN

Strap name	LOW 0	HIGH 1
NB_VSYNCDAC_VSYNCDAC: STRAP_MOBILE_GFX	DESKTOP GRAPHICS DEVICE	MOBILE GRAPHICS DEVICE
NB_HSYNCDAC_HSYNCDAC: STRP_INTGFX_DISABLE	ENABLE ★	DISABLE
NB_SDVO_CTRLDATA (DDC_DATA: STRAP_MEMVMODE)	DDR3	DDR2 ★
STRP_DATASTRP_DATA: STRP_MEMSTRAPS	SELECT MEMORY CHA A AS DEBUG BUS	NORMAL MODE ★

## SR600ME PCIE route

PCIE 0	LOM BCM5756ME
PCIE 1	MINI WWAN
PCIE 2	MINI WLAN
PCIE 3	EXPRESS CARD

## ATI SB-SB600 STRAP PIN

Strap name	LOW 0	HIGH 1
AC_SDOUSB_AC_SDOOUT	IGNORE DEBUG STRAPS ★	DEBUG STRAPS Default
RTC_CLKSB_RTCCLK	EXTERNAL RTC	INTERNAL RTC Default ★
PCI_CLK4CLK_SB_PCI4	EXTERNAL 48MHZ Default	INTERNAL PLL48
PCI_CLK6CLK_SB_PCI6	INTEL CPU Default	AMD CPU

PCI_CLK0 CLK_SB_PCI0	PCI_CLK1 CLK_SB_PCI1	ROM TYPE
0	0	FWH
0	1	LPDefault
1	0	SPI
1	1	PCI

## PCI ROUTING

	IDSEL	INT	REQ	GNT
1394/ MEDIACARD	AD17	G H	1	1

## PCI-CLK route

PCICLK 2	MEC5025
PCICLK 5	BCM5756ME
PCICLK 6	TI7402

# TABLE OF CONTENTS

P01-BLOCK DIAGRAM	P19-SB600-IDE&SATA\$SPI(2/5)	P37-ECE1077/TP/KBC
P02-Table Content	P20-SB600-USB&AZALIA&GPIO(3/5)	P38-MEDIA SLICE
P03-ITP Debug	P21-SB600-Power(4/5)	P39-DCIN/BATT CONN.
P04-CLK GEN(ICS951463)	P22-SB600-Strapping Pin(5/5)	P40-Charger
P05-CPU-01-FSB	P23-FAN, EMC4001	P41-BATTERY SELECT
P06-CPU-02-POWER	P24-PCI7402-1	P42-ADP3207A_CPU_Core
P07-RS600ME-AGTL(1/5)	P25-PCI7402-2	P43-ISL6236_MAX8778_5V/3D3V
P08-RS600ME-ALINK/PCIE-2(2/5)	P26-SD/1394	P44-MAX8794_1D5V/TPS51100_0D9V
P09-RS600ME-MEMORY I/F (3/5)	P27-LAN BCM5756ME	P45-ISL6236_MAX8778_1D8V/1D05V
P10-RS600ME-LVDS/CRT/CLK4(4/5)	P28-LAN Connector	P46-ISL6236_MAX8778_1D2V/NB_Core
P11-RS600ME-5(5/5)	P29-CODEC STAC 9205	P47-POWER ENABLE
P12-ON BOARD MEMORY RESISTORS	P30-AUDIO AMP	P48-POWER ON LOGIC
P13-ON BOARD MEMORY	P31-EXPRESS CARD/BT/SNIFFER	P49-POWER ON SEQUENCE
P14-ON-BOARD MEMORY TERMINATION	P32-WLAN/WWAN	P50-POWER ON TIMING
P15-DDR-B	P33-PATA HDD/BIOS/Pen	P51-EMI/HOLE
P16-CRT	P34-P-USB/USB	P52-HISTORY
P17-LVDS	P35-KBC MEC5025	
P18-SB600-CPU&LPC&PCI&PCIE(1/5)	P36-SIO ECE5021	


## SMBUS TABLE

SOURCE	SIGNAL NAME	LINKED DEVICES
RS600ME	I2C_CLK/DAC_SDA I2C_CLK/I2C_DATA I2C_CLK/DDC_SDA	CRT/SLICE CRT LVDS DVI
SB600	SCL1/SDA1	LAN / WLAN / WWAN / EXPRESS CARD/SO-DIMM
MEC5025	AB1A_CLK/AB1A_DATA AB1B_CLK/AB1B_DATA AB1C_CLK/AB1C_DATA AB1D_CLK/AB1D_DATA AB1E_CLK/AB1E_DATA AB1H_CLK/AB1H_DATA IMCLK/IMDAA	SLICE CONN. INVERTER / LIGHT SENSOR BATTERY CONN. BATTERY-SLICE CONN. P-USB / CHARGER / THERMAL CLK-GEN TOUCH PAD


## EMC4001 Thermal sensor mapping

D1	OTP
D2	CPU edge diode
D3	Bottom SoDIMM
D4	skin temp sensor at the bottom of the MB located within the triangle of MCH/CPU/ DRAM
D5	RS600ME
VCP1	Pwr Mon
VCP2	WWAN


<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Table Contents</b>			
Size A3	Document Number	Sheet 2	Rev -1
Date: Friday, August 03, 2007		of	53

**SSID = CPU**



clk-gen may have leakage ,if use +3.3V\_SUS



H\_CPURST# use pull-up Resistor close ITP connector 500 mil ( max )

+1.05V\_VCCP use Decoupling Capacitor close ITP connector 100 mil ( max )

20.K0116.028


**ITP Debug Conn.**

<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ITP Debug**


Size: A3	Document Number: Parker	Rev: -1
Date: Friday, August 03, 2007	Sheet: 3 of 53	




CLOSE TO PIN 14,23,26,33,36,48




CLOSE TO PIN 42



CLOSE TO PIN 4




CLOSE TO PIN 1






CLOSE TO PIN2 , 3

**SSID = CLOCK**



CLKREQA# B# C# INTERNAL 120K ohm PU




**EXT CLK FREQUENCY SELECT TABLE(MHZ)**

FSC	FSB	FSA	CPU	SRC	PCI	REF
1	0	1	100	100	33	14.31
0	0	1	133	100	33	14.31
0	1	1	166	100	33	14.31
0	1	0	200	100	33	14.31
0	0	0	266	100	33	14.31
1	0	0	333	100	33	14.31
1	1	0	400	100	33	14.31
1	1	1	Resv	100	33	14.31

**CLKREQA# B# C# MAP**

CLKREQA#	CLKSRC 7 NB ALINK
CLKREQA#	CLKSRC 5 EXPRESS CARD
CLKREQA#	CLKSRC 6 SB ALINK
CLKREQB#	CLKSRC 2 WLAN
CLKREQB#	CLKSRC 4 LOM
CLKREQC#	CLKSRC 0 WWAN
CLKREQC#	ATIGCLK 1 NB-PCIE16
CLKREQC#	ATIGCLK 2 NO -USED

placed CAP closed CLK-GEN within 20 mm (80mil)



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**Clock Generator**

File \_\_\_\_\_


Size Custom Document Number \_\_\_\_\_ Rev \_\_\_\_\_

Date: Friday, August 03, 2007 \_\_\_\_\_ Sheet 4 of 53

# SSID = CPU

IC CPU YONAH U1500 1.33G BGA--P/N:UP954  
 IC CPU MEROM U7500 1.06G BGA--P/N:JW602  
 IC CPU YONAH U1400 1.2G BGA--P/N:FW289

H\_D#[63..0] <<>> H\_D#[63..0] 7  
 H\_A#[31..3] <<>> H\_A#[31..3] 7  
 H\_REQ#[4..0] <<>> H\_REQ#[4..0] 7  
 H\_RS#[2..0] <<>> H\_RS#[2..0] 7



7 H\_ADSTB#0 <<>>

7 H\_ADSTB#1 <<>>

18 H\_A20M# <<>>

18 H\_FERR# <<>>

18 H\_IGNNE# <<>>

18 H\_STPCLK# <<>>

18 H\_INTR# <<>>

18 H\_NMI# <<>>

18 H\_SMI# <<>>

TPAD28 TP42 CPU\_RSVD01 AA1

TPAD28 TP28 CPU\_RSVD02 AA4

TPAD28 TP35 CPU\_RSVD03 AB2

TPAD28 TP144 CPU\_RSVD04 AA3

TPAD28 TP27 CPU\_RSVD05 MA2

TPAD28 TP25 CPU\_RSVD06 M4

TPAD28 TP145 CPU\_RSVD07 N5

TPAD28 TP31 CPU\_RSVD08 V3

TPAD28 TP43 CPU\_RSVD09 B2

TPAD28 TP37 CPU\_RSVD10 C3

TPAD28 TP2 CPU\_RSVD11 B25

+1.05V\_VCCP





H\_THERMDA and H\_THERMDC routing Trace width and Spacing use 10 / 10 mil

CPU\_GTLREF0 close to Pin AD26 500 mil ( max )

C126 close to Pin A24 and Pin A25



place cap close cpu pin THESE CAPS PLACE WITHIN 1.5" FROM CPU



**Yonah support**  
 Change R846 to 51 ohm and Populate R843 for Yonah B0 Forward  
 Parker will use B0 version or later version  
 This resistor is needed for Yonah but not for Meorm.


CPU_SEL	H_SEL0	H_SEL1	H_SEL2
133	0	0	1
166	0	1	1

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. Trace should be No Longer than 500 mils

Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**CPU - 01 - Yonah - FSB**

Document Number: Parker  
 Date: Friday, August 03, 2007  
 Page 5 of 53



SSID = CPU


U87D		
A4	VSS[001]	VSS[082]
A8	VSS[002]	VSS[083]
A11	VSS[003]	VSS[084]
A14	VSS[004]	VSS[085]
A16	VSS[005]	VSS[086]
A19	VSS[006]	VSS[087]
A23	VSS[007]	VSS[088]
A26	VSS[008]	VSS[089]
B6	VSS[009]	VSS[090]
B8	VSS[010]	VSS[091]
B11	VSS[011]	VSS[092]
B13	VSS[012]	VSS[093]
B16	VSS[013]	VSS[094]
B19	VSS[014]	VSS[095]
B21	VSS[015]	VSS[096]
B24	VSS[016]	VSS[097]
C5	VSS[017]	VSS[098]
C8	VSS[018]	VSS[099]
C11	VSS[019]	VSS[100]
C14	VSS[020]	VSS[101]
C16	VSS[021]	VSS[102]
C19	VSS[022]	VSS[103]
C2	VSS[023]	VSS[104]
C22	VSS[024]	VSS[105]
C25	VSS[025]	VSS[106]
D1	VSS[026]	VSS[107]
D4	VSS[027]	VSS[108]
D8	VSS[028]	VSS[109]
D11	VSS[029]	VSS[110]
D13	VSS[030]	VSS[111]
D16	VSS[031]	VSS[112]
D19	VSS[032]	VSS[113]
D23	VSS[033]	VSS[114]
D26	VSS[034]	VSS[115]
E3	VSS[035]	VSS[116]
E6	VSS[036]	VSS[117]
E8	VSS[037]	VSS[118]
E11	VSS[038]	VSS[119]
E14	VSS[039]	VSS[120]
E16	VSS[040]	VSS[121]
E19	VSS[041]	VSS[122]
E21	VSS[042]	VSS[123]
F24	VSS[043]	VSS[124]
F5	VSS[044]	VSS[125]
F8	VSS[045]	VSS[126]
F11	VSS[046]	VSS[127]
F13	VSS[047]	VSS[128]
F16	VSS[048]	VSS[129]
F19	VSS[049]	VSS[130]
F2	VSS[050]	VSS[131]
F22	VSS[051]	VSS[132]
G4	VSS[052]	VSS[133]
G1	VSS[053]	VSS[134]
G23	VSS[054]	VSS[135]
G26	VSS[055]	VSS[136]
H3	VSS[056]	VSS[137]
H6	VSS[057]	VSS[138]
H21	VSS[058]	VSS[139]
H24	VSS[059]	VSS[140]
J2	VSS[060]	VSS[141]
J5	VSS[062]	VSS[143]
J22	VSS[063]	VSS[144]
K1	VSS[064]	VSS[145]
K4	VSS[065]	VSS[146]
K23	VSS[066]	VSS[147]
K26	VSS[067]	VSS[148]
L3	VSS[068]	VSS[149]
L6	VSS[069]	VSS[150]
L21	VSS[070]	VSS[151]
L24	VSS[071]	VSS[152]
M2	VSS[072]	VSS[153]
M5	VSS[073]	VSS[154]
M22	VSS[074]	VSS[155]
M25	VSS[075]	VSS[156]
N1	VSS[076]	VSS[157]
N4	VSS[077]	VSS[158]
N23	VSS[078]	VSS[159]
N26	VSS[079]	VSS[160]
P3	VSS[080]	VSS[161]
	VSS[081]	VSS[162]

Merom ( Dual Core )


All Pop

Yahon ( Signal Core )

De-pop C91, 93, 123, 127, 166, 169, 191 and 193






22uF 0805 X5R -> 85 degree C ,  
Or better such As X6S and X7R



Please these inside socket cavity on L8 ( North side Secondary )

+VCC\_CORE



<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU - 02 - Yonah - POWER**

Size A3	Document Number	Rev
	<b>Parker</b>	<b>-1</b>


Date: Tuesday, August 14, 2007 Sheet 6 of 53

**+1.8V\_RUN\_NB\_IOPLLVD18**




Place close pin AA35

**+1.2V\_RUN\_NB\_IOPLLVD12**




Place close pin V35

**+1.05V\_VCCP\_NB\_CPU\_VREF**



Place close pin A32



- H\_RS#[2..0] <<>> H\_RS#[2..0] 5
- H\_D#[63..0] <<>> H\_D#[63..0] 5
- H\_A#[31..3] <<>> H\_A#[31..3] 5
- H\_REQ#[4..0] <<>> H\_REQ#[4..0] 5

- 5 H\_ADSTB#0 <<>> H\_ADSTB#0 T420
- 5 H\_ADSTB#1 <<>> H\_ADSTB#1 U444
- 5.51 H\_ADS# <<>> H\_ADS# R46
- 5 H\_BNR# <<>> H\_BNR# M47
- 5 H\_BPRI# <<>> H\_BPRI# M44
- 5 H\_DEFER# <<>> H\_DEFER# K46
- 5 H\_DRDY# <<>> H\_DRDY# P45
- 5 H\_DBSY# <<>> H\_DBSY# M46
- 5 H\_LOCK# <<>> H\_LOCK# M45
- 3.5,51 H\_RESET# <<>> H\_RESET# L45
- 5 H\_BRO# <<>> H\_BRO# L47
- 5 H\_TRDY# <<>> H\_TRDY# R45
- 5 H\_HIT# <<>> H\_HIT# K47
- 5 H\_HITM# <<>> H\_HITM# P46
- 5 H\_DPWR# <<>> H\_DPWR# T47

U91A 1 OF 7

ADDR GROUP 0	ADDR GROUP 1	CONTROL	MISC
CPU_A3	CPU_A17	CPU_ADS	CPU_D48
CPU_A4	CPU_A18	CPU_BNR	CPU_D49
CPU_A5	CPU_A19	CPU_BPRI	CPU_D50
CPU_A6	CPU_A20	CPU_DEFER	CPU_D51
CPU_A7	CPU_A21	CPU_DRDY	CPU_D52
CPU_A8	CPU_A22	CPU_DBSY	CPU_D53
CPU_A9	CPU_A23	CPU_LOCK	CPU_D54
CPU_A10	CPU_A24	CPU_CPURST	CPU_D55
CPU_A11	CPU_A25	CPU_RS2	CPU_D56
CPU_A12	CPU_A26	CPU_RS1	CPU_D57
CPU_A13	CPU_A27	CPU_RS0	CPU_D58
CPU_A14	CPU_A28	CPU_BR0	CPU_D59
CPU_A15	CPU_A29	CPU_TRDY	CPU_D60
CPU_A16	CPU_A30	CPU_HIT	CPU_D61
CPU_REQ0	CPU_A31	CPU_HITM	CPU_D62
CPU_REQ1	CPU_A32	CPU_DPWR	CPU_D63
CPU_REQ2	CPU_A33	SUS_STAT#	CPU_D64
CPU_REQ3	CPU_ADSTB1	SYSRESET#	CPU_D65
CPU_REQ4	CPU_RESERVED	POWERGOOD	CPU_D66
CPU_ADSTB0#		CPU_COMP_P	CPU_D67
		CPU_COMP_N	CPU_D68
		THERMALDIODE_P	CPU_D69
		THERMALDIODE_N	CPU_D70
		IOPLLVD18	CPU_D71
		IOPLLVD12	CPU_D72
		IOPLLVD11	CPU_D73
		IOPLLVD10	CPU_D74
		IOPLLVD9	CPU_D75
		IOPLLVD8	CPU_D76
		IOPLLVD7	CPU_D77
		IOPLLVD6	CPU_D78
		IOPLLVD5	CPU_D79
		IOPLLVD4	CPU_D80
		IOPLLVD3	CPU_D81
		IOPLLVD2	CPU_D82
		IOPLLVD1	CPU_D83
		IOPLLVD0	CPU_D84
		IOPLLVD	CPU_D85
		IOPLLVS	CPU_D86
		IOPLLVSS	CPU_D87
		IOPLLVSS	CPU_D88
		IOPLLVSS	CPU_D89
		IOPLLVSS	CPU_D90
		IOPLLVSS	CPU_D91
		IOPLLVSS	CPU_D92
		IOPLLVSS	CPU_D93
		IOPLLVSS	CPU_D94
		IOPLLVSS	CPU_D95
		IOPLLVSS	CPU_D96
		IOPLLVSS	CPU_D97
		IOPLLVSS	CPU_D98
		IOPLLVSS	CPU_D99
		IOPLLVSS	CPU_D100

DATA GROUP 0	DATA GROUP 1	DATA GROUP 2	DATA GROUP 3
CPU_D0	CPU_D16	CPU_D32	CPU_D48
CPU_D1	CPU_D17	CPU_D33	CPU_D49
CPU_D2	CPU_D18	CPU_D34	CPU_D50
CPU_D3	CPU_D19	CPU_D35	CPU_D51
CPU_D4	CPU_D20	CPU_D36	CPU_D52
CPU_D5	CPU_D21	CPU_D37	CPU_D53
CPU_D6	CPU_D22	CPU_D38	CPU_D54
CPU_D7	CPU_D23	CPU_D39	CPU_D55
CPU_D8	CPU_D24	CPU_D40	CPU_D56
CPU_D9	CPU_D25	CPU_D41	CPU_D57
CPU_D10	CPU_D26	CPU_D42	CPU_D58
CPU_D11	CPU_D27	CPU_D43	CPU_D59
CPU_D12	CPU_D28	CPU_D44	CPU_D60
CPU_D13	CPU_D29	CPU_D45	CPU_D61
CPU_D14	CPU_D30	CPU_D46	CPU_D62
CPU_D15	CPU_D31	CPU_D47	CPU_D63
CPU_D16	CPU_D32	CPU_D48	CPU_D64
CPU_D17	CPU_D33	CPU_D49	CPU_D65
CPU_D18	CPU_D34	CPU_D50	CPU_D66
CPU_D19	CPU_D35	CPU_D51	CPU_D67
CPU_D20	CPU_D36	CPU_D52	CPU_D68
CPU_D21	CPU_D37	CPU_D53	CPU_D69
CPU_D22	CPU_D38	CPU_D54	CPU_D70
CPU_D23	CPU_D39	CPU_D55	CPU_D71
CPU_D24	CPU_D40	CPU_D56	CPU_D72
CPU_D25	CPU_D41	CPU_D57	CPU_D73
CPU_D26	CPU_D42	CPU_D58	CPU_D74
CPU_D27	CPU_D43	CPU_D59	CPU_D75
CPU_D28	CPU_D44	CPU_D60	CPU_D76
CPU_D29	CPU_D45	CPU_D61	CPU_D77
CPU_D30	CPU_D46	CPU_D62	CPU_D78
CPU_D31	CPU_D47	CPU_D63	CPU_D79
CPU_D32	CPU_D48	CPU_D64	CPU_D80
CPU_D33	CPU_D49	CPU_D65	CPU_D81
CPU_D34	CPU_D50	CPU_D66	CPU_D82
CPU_D35	CPU_D51	CPU_D67	CPU_D83
CPU_D36	CPU_D52	CPU_D68	CPU_D84
CPU_D37	CPU_D53	CPU_D69	CPU_D85
CPU_D38	CPU_D54	CPU_D70	CPU_D86
CPU_D39	CPU_D55	CPU_D71	CPU_D87
CPU_D40	CPU_D56	CPU_D72	CPU_D88
CPU_D41	CPU_D57	CPU_D73	CPU_D89
CPU_D42	CPU_D58	CPU_D74	CPU_D90
CPU_D43	CPU_D59	CPU_D75	CPU_D91
CPU_D44	CPU_D60	CPU_D76	CPU_D92
CPU_D45	CPU_D61	CPU_D77	CPU_D93
CPU_D46	CPU_D62	CPU_D78	CPU_D94
CPU_D47	CPU_D63	CPU_D79	CPU_D95
CPU_D48	CPU_D64	CPU_D80	CPU_D96
CPU_D49	CPU_D65	CPU_D81	CPU_D97
CPU_D50	CPU_D66	CPU_D82	CPU_D98
CPU_D51	CPU_D67	CPU_D83	CPU_D99
CPU_D52	CPU_D68	CPU_D84	CPU_D100

**SSID = N.B**


**NB\_TEST\_MODE**



TESTMODE	RS600MODE
HIGH	TEST MODE
LOW	NORMAL MODE

**NB THERMAL DIODE**


CAP close to NB pin



<Variant Name>



SSID = N.B




PCIE 0	LOM BCM5756ME
PCIE 1	MINI WWAN
PCIE 2	MINI WLAN
PCIE 3	EXPRESS CARD

- 27 PCIE\_RX0+ >> PCIE\_RX0+ AK6 GPP\_RX0P GPP\_TX0P AG9 PCIE\_TX0+ C PCIE\_TX0+ >> PCIE\_TX0+ 27
- 27 PCIE\_RX0- >> PCIE\_RX0- AK5 GPP\_RX0N GPP\_TX0N AG10 PCIE\_TX0- C C197 1 SCD1U10V2KX-4GP PCIE\_TX0- >> PCIE\_TX0- 27
- 32 PCIE\_RX1+ >> PCIE\_RX1+ AM2 GPP\_RX1P GPP\_TX1P AK2 PCIE\_TX1+ C C205 1 SCD1U10V2KX-4GP PCIE\_TX1+ >> PCIE\_TX1+ 32
- 32 PCIE\_RX1- >> PCIE\_RX1- AM1 GPP\_RX1N GPP\_TX1N AL1 PCIE\_TX1- C C542 1 SCD1U10V2KX-4GP PCIE\_TX1- >> PCIE\_TX1- 32
- 32 PCIE\_RX2+ >> PCIE\_RX2+ AJ2 GPP\_RX2P GPP\_TX2P AH2 PCIE\_TX2+ C C545 1 SCD1U10V2KX-4GP PCIE\_TX2+ >> PCIE\_TX2+ 32
- 32 PCIE\_RX2- >> PCIE\_RX2- AJ1 GPP\_RX2N GPP\_TX2N AH1 PCIE\_TX2- C C188 1 SCD1U10V2KX-4GP PCIE\_TX2- >> PCIE\_TX2- 32
- 31 PCIE\_RX3+ >> PCIE\_RX3+ AG5 GPP\_RX3P GPP\_TX3P AE9 PCIE\_TX3+ C C187 1 SCD1U10V2KX-4GP PCIE\_TX3+ >> PCIE\_TX3+ 31
- 31 PCIE\_RX3- >> PCIE\_RX3- AG6 GPP\_RX3N GPP\_TX3N AE10 PCIE\_TX3- C C185 1 SCD1U10V2KX-4GP PCIE\_TX3- >> PCIE\_TX3- 31
- 18 PCIE\_SB\_OUT3 >> PCIE\_SB\_OUT3 AK9 SB\_RX3P/GPP\_RX5P SB\_TX3P/GPP\_TX5P AN2 PCIE\_NB\_OUT3 C C184 1 SCD1U10V2KX-4GP PCIE\_NB\_OUT3 >> PCIE\_NB\_OUT3 18
- 18 PCIE\_SB\_OUT#3 >> PCIE\_SB\_OUT#3 AK10 SB\_RX3N/GPP\_RX5N SB\_TX3N/GPP\_TX5N AN1 PCIE\_NB\_OUT#3 C C543 1 SCD1U10V2KX-4GP PCIE\_NB\_OUT#3 >> PCIE\_NB\_OUT#3 18
- 18 PCIE\_SB\_OUT2 >> PCIE\_SB\_OUT2 AM5 SB\_RX2P/GPP\_RX4P SB\_TX2P/GPP\_TX4P AP2 PCIE\_NB\_OUT2 C C549 1 SCD1U10V2KX-4GP PCIE\_NB\_OUT2 >> PCIE\_NB\_OUT2 18
- 18 PCIE\_SB\_OUT#2 >> PCIE\_SB\_OUT#2 AM6 SB\_RX2N/GPP\_RX4N SB\_TX2N/GPP\_TX4N AT1 PCIE\_NB\_OUT#2 C C238 1 SCD1U10V2KX-4GP PCIE\_NB\_OUT#2 >> PCIE\_NB\_OUT#2 18
- 18 PCIE\_SB\_OUT1 >> PCIE\_SB\_OUT1 AM9 SB\_RX1P SB\_TX1P AU2 PCIE\_NB\_OUT1 C C259 1 SCD1U10V2KX-4GP PCIE\_NB\_OUT1 >> PCIE\_NB\_OUT1 18
- 18 PCIE\_SB\_OUT#1 >> PCIE\_SB\_OUT#1 AM10 SB\_RX1N SB\_TX1N AU1 PCIE\_NB\_OUT#1 C C253 1 SCD1U10V2KX-4GP PCIE\_NB\_OUT#1 >> PCIE\_NB\_OUT#1 18
- 18 PCIE\_SB\_OUT0 >> PCIE\_SB\_OUT0 AU3 SB\_RX0P SB\_TX0P AV1 PCIE\_NB\_OUT0 C C253 1 SCD1U10V2KX-4GP PCIE\_NB\_OUT0 >> PCIE\_NB\_OUT0 18
- 18 PCIE\_SB\_OUT#0 >> PCIE\_SB\_OUT#0 AV3 SB\_RX0N SB\_TX0N AV2 PCIE\_NB\_OUT#0 C C556 1 SCD1U10V2KX-4GP PCIE\_NB\_OUT#0 >> PCIE\_NB\_OUT#0 18
- 4 CLK\_NBSRC >> CLK\_NBSRC A5 GFX\_REFCLKP PCIE\_CLK PCE\_CALI BA3 NB\_PCIE\_CALI R189 1 1K47R2F-GP
- 4 CLK\_NBSRC# >> CLK\_NBSRC# B4 GFX\_REFCLKN PCE\_CALRN BA2 NB\_PCIE\_CALRN R180 1 2KR2F-3-GP +1.2V\_RUN
- 4 CLK\_NBLINK >> CLK\_NBLINK A6 GPPSB\_REFCLKP PCE\_CALRP BA1 NB\_PCIE\_CALRP R184 1 562R2F-GP
- 4 CLK\_NBLINK# >> CLK\_NBLINK# B6 GPPSB\_REFCLKN

<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <b>RS600ME-ALINK/PCIE-2(2/5)</b>	
Size	Document Number	Parker	Rev
A3			-1
Date: Friday, August 03, 2007		Sheet	8 of 53





<Variant Name>




**SSID = N.B**

NB 3.3V are independent

PUT AT LEAST TWO VIAS  
CLOSE TO VDDR3 TWO BALLS  
FOR POWER DELIVERY


placed CAP closed  
NB within 20 mm  
(80mil)



FROM DVI CONN.  
hot-plug detect.  
need used it or detect  
by KBC

16.38 NB\_RED  
16.38 NB\_GREEN  
16.38 NB\_BLUE

**ONLY FOR NB 3.3V POWER**




DAC\_VSYNC: STRAP\_MOBILE GFX  
DEFAULT: 1  
0: DESKTOP GRAPHICS DEVICE  
1: MOBILE GRAPHICS DEVICE

DAC\_HSYNC: STRP\_INTGFX\_DISABLE  
DEFAULT: 0  
0: ENABLE  
1: DISABLE

STRP\_DATA: STRP\_MEMSTRAPS  
DEFAULT: 1  
0: SELECT MEMORY CHA A AS DEBUG BUS  
1: NORMAL MODE

DDC\_DATA: STRAP\_MEMMODE  
DEFAULT: 1  
0: DDR3  
1: DDR2



**Variant Name:**









**DELL Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **RS600ME-4(4/5)**


Size: A3 Document Number: Parker Rev: -1

Date: Friday, August 03, 2007 Sheet: 10 of 53









FROM NB



series resistor 22 ohm CHANNEL A DATA



TO DIMM



CHANNEL A DATA-MASK






series resistor 22 ohm

CHANNEL A ADDRESS

CHANNEL A COMMAND

CHANNEL A BANK SELECT


RAM CELL ADDRESS 13




series resistor 3 ohm

series resistor 3 ohm

series resistor 22 ohm CHANNEL A DATA-STROBE



R736,R737 only use in Mircon



SSID = MEMORY




<Variant Name>

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title		
<b>CHANNEL A RESISTORS</b>		
Size	Document Number	Rev
A3	Parker	-1
Date: Friday, August 03, 2007		
Sheet	12	of 53

# On-board DDR2 Memory

samsung



**SSID = MEMORY**



Place around the DDR2 chips

~Variant Name~

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ON BOARD MEMORY**

Size: Custom Document Number: **Parker** Rev: -1

Date: Friday, August 03, 2007 Sheet 13 of 53




# SSID = MEMORY




- DDR\_B DI[0..63] <<< >>> DDR\_B\_DI[0..63] 9
- DDR\_B MA[0..14] <<< >>> DDR\_B\_MA[0..14] 9
- DDR\_B DM[0..7] <<< >>> DDR\_B\_DM[0..7] 9
- DDR\_B BS[0..2] <<< >>> DDR\_B\_BS[0..2] 9
- DDR\_B CS#[0..1] <<< >>> DDR\_B\_CS#[0..1] 9
- DDR\_B DQS[0..7] <<< >>> DDR\_B\_DQS[0..7] 9
- DDR\_B DQS#[0..7] <<< >>> DDR\_B\_DQS#[0..7] 9
- DDR\_B CKE[0..1] <<< >>> DDR\_B\_CKE[0..1] 9
- DDR\_B ODT[0..1] <<< >>> DDR\_B\_ODT[0..1] 9

## DIMMB-DDR +1.8V\_SUS DE-COUPLING




Please close to the DIMM Slot

## DIMMB-DDR +0.9V\_DDR\_VTT DE-COUPLING



Please use One Capacitor close to every Two pull-up Resistors



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




File: **DDR-B**

Size: A3 Document Number: **Parker** Rev: **-1**

Date: Friday, August 03, 2007 Sheet: 15 of 53

**SSID = VIDEO**

For NB and DOCK



<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CRT**

Size A3	Document Number	Rev
	<b>Parker</b>	<b>-1</b>

Date: Friday, August 03, 2007 Sheet 16 of 53




Choose the Transistors Type and Rating base on the LCD Panel Power requirements for each system




**SSID = INVERTER**

20.F1015.060

Digi MICs 750uA 3 PIN  
+3.3V\_RUN PLANE



Light Sensor 2 PIN  
+3.3V\_RUN PLANE










Digi Tizer 2 PIN  
+3.3V\_RUN PLANE



Biometric 2 PIN  
+3.3V\_RUN PLANE



Biometric 2 PIN  
+3.3V\_RUN PLANE



6 PIN

<Variant Name>  
**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LVDS**


Size: Custom  
Date: Friday, August 03, 2007

Document Number: **Parker**


Rev: **-1**

Sheet 17 of 53

**SSID = S.B**




Place R160,R155,R156 Close to pin E29,E28,E27<100 mil





PCI Interface Routing

	IDSEL	INT	REQ	GNT
1394/MediaCard	AD17	G	1	1






**SSID =RBATT**



SSID = S.B

If SATA I/F no used SATA\_X1 directly to GND  
AVDD\_SATA directly to GND  
PLLVDV\_SATA directly to GND  
XTLVDD\_SATA directly to GND



Place R175 close to SB600  
HWM AGND trace at least 10 mil wide













BIOS should not enable the internal GPIO pull up resistor

<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **SB600-IDE&SATA\$SPI(2/5)**

Size A3	Document Number	Rev -1
Date: Tuesday, August 14, 2007	Parker	Sheet 19 of 53



Place R186 near pin A14. Route it with 10 mils trace width and 25mils spacing to any signals in x, y, z directions

USB0	Ext Side 1
USB1	Ext Side 2
USB2	POWER USB
USB3	Digi Tizer
USB4	
USB5	Biometric
USB6	Express Card
USB7	BLUETOOTH
USB8	Media Slice
USB9	MiniCard WWAN



-Variant Name-

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **SB600-USB&AZALIA&GPIO(3/5)**

Size: Custom Document Number: Parker Rev: -1

Date: Friday, August 03, 2007 Sheet: 20 of 53

**SSID = S.B**

SSID = S.B



<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600-Power(4/5)**


Size A3	Document Number	Rev
	<b>Parker</b>	<b>-1</b>

Date: Friday, August 03, 2007 Sheet 21 of 53


# Debug Straps

**SSID = S.B**

# Standard Straps




- 18,25 PCI\_AD28
- 18,25 PCI\_AD27
- 18,25 PCI\_AD26
- 18,25 PCI\_AD25
- 18,25 PCI\_AD24
- 18,25 PCI\_AD23
- 20 SB\_AC\_SDOUT
- 18 SB\_RTCCLK
- 18 CLK\_SB\_PCI4
- 18,25 CLK\_PCI\_PCCARD



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6
HIGH	LONG RESET Default	PCI PLL Default	ACPI BCLK Default	IDE PLL Default	DEFAULT PCIE STRAPS Default	BOOTFAIL TIMER DISABLED Default	DEBUG STRAPS	INTERNAL RTC Default	INTERNAL PLL48	AMD CPU
LOW	SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	EEPROM PCIE STRAPS	BOOTFAIL TIMER ENABLED	IGNORE DEBUG STRAPS Default	EXTERNAL RTC	EXTERNAL 48MHZ Default	INTEL CPU Default

	PCI_CLK0	PCI_CLK1	ROM TYPE
	0	0	FWH
	0	1	LPC
	1	0	SPI Default
	1	1	PCI



<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600-Strapping Pin(5/5)**

Size A3	Document Number	Rev
	<b>Parker</b>	<b>-1</b>

Date: Friday, August 03, 2007 Sheet 22 of 53

# SSID = THERMAL




**Note :**

$VSET = (T_p - 70) / 21$   
 $3.3 * (R411 / R406 + R411) = (T_p - 70) / 21$   
 Where  $T_p = 70$  to 101 degrees C  
 $T_p$  set at 88 degrees C  
 Guardian temp tolerance = +/- 3 degrees C


## Thermal sensor for CPU D1

REM\_DIODE1\_N and REM\_DIODE1\_P routing Trace width and Spacing use 10 / 10 mil  
 Locate C350 near Guardian




## Thermal sensor for SODIMM D3

REM\_DIODE3\_N and REM\_DIODE3\_P routing Trace width and Spacing use 10 / 10 mil  
 Locate C351 near Guardian



## Thermal sensor for RS600ME D5

NB\_THERMDA and NB\_THERMDC routing Trace width and Spacing use 10 / 10 mil  
 Locate C368 near Guardian




## Thermal sensor for CPU DIODE D2

H\_THERMDA and H\_THERMDC routing Trace width and Spacing use 10 / 10 mil  
 Locate C352 near Guardian



## Thermal sensor for skin temp D4


REM\_DIODE4\_N and REM\_DIODE4\_P routing Trace width and Spacing use 10 / 10 mil  
 Locate C355 near Guardian




## Thermal sensor mapping

D1	OTP
D2	CPU edge diode
D3	Bottom SoDIMM
D4	skin temp sensor at the bottom of the MB located within the triangle of MCH/CPU/ DRAM
D5	RS600ME
VCP1	Pwr Mon
VCP2	WWAN


## FAN



## 3V\_PWROK#



## CPU THERMALTRIP



<Variant Name>


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**FAN, EMC4001**


File: \_\_\_\_\_  
 Size: \_\_\_\_\_ Document Number: \_\_\_\_\_  
 Date: Friday, August 03, 2007 Sheet 23 of 53

Parker  
 Rev -1


### PCI7402\_AVDD\_33




### PCI7402\_VCC




### PCI7402\_VCCP




### PCI7402\_VDDPLL33



### PCI7402\_VR\_EN#



SSID = 1394



PCI7402ZHK-GP-U



<Variant Name>

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>PCI7402-1</b>		
Size	Document Number	Rev
A3	<b>Parker</b>	-1
Date:	Friday, August 03, 2007	Sheet 24 of 53




**SSID = 1394**




if want to use internal 1.5V regulator, must be use 0.1uF cap placed between pin T18 and R17

**1394 Xtal**




**PCI-CLK EMI**

CLOSE TO PIN L1




**CLK 48M EMI**



CLOSE TO PIN F1



**MEDIA SLICE 1394**





CHOCK put on MEDIA SLICE side




SD POWER-SWITCH


SSID = 1394



SD SOCKET



M/B 1394



SKT1394  
SKT-1394-4P-21-GP-U  
22.10218.S11

http://mycomp.su/xi

<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <b>SMART CARD/SD/1394(3/3)</b>	
Size A3	Document Number <b>Parker</b>	Sheet 26	Rev -1
Date: Friday, August 03, 2007	Sheet 26 of 53		

SSID = LOM


Place filters close to the power pins - 0.1uF should be closest to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.

Place filters close to the power pins - 0.1uF should be closest to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.

Place crystal less than 0.75" (-1.9cm) from LAN Controller

Place register as close as possible to the ASIC. Pad is needed to measure 125MHz clock for debugging.

Important Layout Note for Dual footprint design: Atmel part is available in standard package size, where as ST-Micro part is available in narrow package size. Recommendation: Pads for pins 1 (reference) through 4 can be standard and identically located for both packages. Pads for pins 5-8 need to be larger to accommodate both packages.



	NV_STRAP1	NVSTRAP0	S0	S1	CS#	SCLK
Atc-Sense Mode	0	0	0	0	0	0
ST M45PE20	0	1	1	0	0	1
Atmel AT45BCM21B	0	0	1	0	1	1

Reserve for EMI

place C937 near U91 pin L11

Place high-frequency decoupling caps close to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.

<Variant Name>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN BCM5756ME**

Size: Custom      Document Number: **Parker**      Rev: -1

Date: Friday, August 03, 2007      Sheet: 27 of 53

**SSID = LOM**



1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

The blowout from the LAN magnetics to the RJ45 connector maintaining the distance between the two to be within 1 inch.

Hipot layout guide line update space > 50mil

Rj11 layout guide line update > 100mil

<Variant Name>


**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector**


Size A3 Document Number: **Parker** Rev: **-1**

Date: Tuesday, August 14, 2007 Sheet 28 of 53



# SSID = AUDIO



## Azalia I/F EMI



## PC BEEP




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CODEC STAC 9205


Size A3	Document Number	Rev -1
Date: Tuesday, August 14, 2007		Sheet 29 of 53

# SSID = AUDIO




U32 for TPA6040A4  
 Pop R746,C219,C220, Depop R152,R153,R210, Change C203,C204,C294 to 0.47UF  
 U32 for MAX9789A  
 Pop R152,R153,R210, Depop R746,C219,C220, Change C203,C204,C294 to 0.033UF


## Speaker



## LINE OUT




## GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB


## Signal inverter for speaker shutdown



## MIC IN




## AND Gate






Title		<b>AUDIO AMP</b>	
Size	Document Number	Rev	
A3	Parker	-1	
Date:	Thursday, August 09, 2007	Sheet	30 of 53

EXPRESS CARD POWER SWITCH



SSID = ExpressCard



+1.5V\_CARD Max. 650mA, Average 500mA.  
 +3.3V\_CARD Max. 1300mA, Average 1000mA  
 +3.3V\_CARDAUX Max. 275mA





EXPRESS CARD  
 USB-PORT6



USB-PORT7


SSID = User.interface

Bluetooth Module conn.



SSID = User.interface

Sniffer LED.



Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

EXPRESS CARD/BT/SNIFFER

Parker


Rev -1

Friday, August 03, 2007

# SSID = WWAN

# USB-PORT9

## MiniCard WWAN connector




Close  
MINICARD2 (WWAN)

Layout Note:  
Place resistors close to choke  
as possible to minimize stubs.

C593 Please  
Near the  
MINICARD2/Pin24

Place caps closest to  
the SIM connector




# DEBUG PINS

# SSID = WLAN

JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81


## MiniCard WLAN connector



C587 Please  
Near the  
MINICARD1/Pin24

Prevent backdrive when  
WoW is enabled.

For Debug card used  
only.



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **WLAN/WWAN**

Size	Document Number	Rev
Custom	<b>Parker</b>	<b>-1</b>




Date: Tuesday, August 14, 2007 Sheet 32 of 53



**SSID = PATA**

**PATA HDD conn.**


**SSID = PATA**



**SSID = Flash.ROM**

SPI BIOS :SST FEROM 25VF016B  
 P/N:72.25016.A01  
 SPI BIOS socket :62.10076.011


**SPI ROM**



JUST SUPPORT S3 WAKE  
 UP,CHANGE TO SUS POWER

**SSID = User.interface**

**PEN**



**DELL Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/SPI ROM/PEN**


Size A3 Document Number **Parker** Rev **-1**

Date: Tuesday, August 14, 2007 Sheet 33 of 53


# USB POWER

SSID = USB


## USB-PORT0 POWER



# USB-PORT1




# USB-PORT0




# USB-PORT 2


SSID = PUSB





# P-USB DC POWER



# P-USB SMBUS



# P-USB POWER



<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title	P-USB/USB	
Size	Document Number	Rev
Custom	Parker	-1
Date:	Thursday, August 09, 2007	Sheet 34 of 53

**SSID = KBC**













ATI versus Intel chipset to allow power sequence differences.  
ATI is Logic High.  
Intel is Logic Low.

Place cap close to pin 121


Place these caps close to MEC5025.



Note: MEC5025 KSO3/GPIOC3 pin 29 was 3V\_5V\_SUS\_PWRGD, M08 platforms already had 3V\_5V\_SUS\_PWRGD from the discrete component.






Dell Wistron Corporation logo and contact information. Includes fields for Title (KBC MEC5025), Date (Tuesday, August 14, 2007), and other document details.



BID1	BID0	Board Rev.
0	0	SST(X00)
0	1	PT(X01)
1	0	ST(X02)
1	1	X-B(A00)


**CHIPSET\_ID1**

This resistor strapping will not change and is used to identify parker chipset as ATI




**MEM\_VEND\_ID support**




	MEM_VEND_ID1	MEM_VEND_ID0
Samsung	H	L
Hynix	L	H
Mircon	L	L



**VGA\_IDENTIFY**  
Low=UMA, High=Discrete



**SSID = SIO**



Parker

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **SIO ECE5021**

Size A3	Document Number	Rev -1
Date: Friday, August 03, 2007	Parker	Sheet 36 of 53

# K/B CONN.

**SSID = User.interface**


# KB LEDs



**SSID = TOUCH.PAD**

# POINT-STICK CONN.

# hall switch



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **ECE1077**

Size: Custom	Document Number: Parker	Rev: -1
--------------	-------------------------	---------



Date: Friday, August 03, 2007 Sheet 37 of 53

# SSID = MEDIA SLICE

The green frame are used to battery\_slice



USE TO BATT\_SLICE\_DET# GND  
USE TO BATT\_SLICE GND ON/OFF CHARGER  
(battery slice side SYS\_PRES#)



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **MEDIA SLICE**




Size A3	Document Number	Rev -1
Date: Friday, August 03, 2007	Sheet 38 of 53	

**SSID = PWR.Support**

**Adapter In**



DC IN CONN	
PIN 1,2	DC_IN+
PIN 4,8	DC_IN-
PIN 5	ID
PIN 3,6,7,9	GND

**Batt Connector**



This cap should be used only as last resort for EMI suppression.

Now use 0 ohm 06003 ,wait VZ0603M260APT part



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCIN / BATT CONN.**

Size A3	Document Number	Rev -1
Date: Tuesday, August 14, 2007	Sheet 39 of 53	

# SSID = CHARGER


Adapter (W)	Trip Current (A)	R1620	R1621	R1622	R1623
65	3.17	57.6K	13.0K	105	24.9K
90	4.43	51.1K	17.8K	348	33.2K

\*R23 is populated if ADAPT\_TRIP\_SEL is used to program for the next lower adapter.

\*PIN NAME DIFFERENCES\*

PIN	MAXIM	INTERSIL
1	GND	NC
3	REF	VREF
4	CCS	ICOMP
5	CCI	NC
6	CCV	VCOMP
7	DAC	NC
8	IINP	ICM
11	VDD	VDDSMB
14	BATSEL	NC
15	FBSA	VFB
16	FBSB	NC
17	CSIN	CSOP
18	CSIP	CSOP
20	DLO	LGATE
21	LDO	VDDP
23	LX	PHASE
24	DHI	UGATE
25	BST	BOOT

"NC" means no-connect



TABLE

REF DES	MAXIM	INTERSIL
R1610	8.45K 1%	DUMMY
C1412	0.01uF	0.1uF
C1404	0.1uF 10V	DUMMY
C1408	1uF 10V	DUMMY
R1602	365K 1%	215K 1%
R1609	0 5%	10 5%
R1601	0 5%	10 5%
C1402	DUMMY	0.22uF
C1388	DUMMY	0.22uF
C1406	0.01uF	DUMMY
C1409	0.1uF 10V	DUMMY
C1399	220pF 50V	DUMMY
D36	RB751V-40	DUMMY
C1398	3.3nF	DUMMY
R1607	1 1%	0 5%
R1612	100 5%	0 5%
R1759	0 5%	8.45K 1%
R1611	10K 5%	2.2K 5%
C1405	0.01uF	0.01uF
C1407	0.01uF	0.01uF
R1606	1K 5%	DUMMY
D35	ISS355	DUMMY

<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Charger**

Size: Custom	Document Number: <b>Parker</b>	Rev: <b>-1</b>
--------------	--------------------------------	----------------


Date: Thursday, August 09, 2007 Sheet 40 of 53



SSID = PWR.Support



In M07, use ECE5011 GPIOA4



Thermistor should be placed close to the hot spot of the VR

Please near R71

0.45u MPC1040LR45\_27A for Merom and Yonah dual  
0.88u MPC1040LR88\_17A for Yonah single

Single Core (YONAH ULV)	<ol style="list-style-type: none"> <li>Choke: L49 is 0.88uH</li> <li>R161 is 2.37K (Load line:-5.1m)</li> <li>R192 is 390K (OCP:11.2A)</li> <li>one Low side MFET</li> </ol>
Dual Core (MEROM ULV)	<ol style="list-style-type: none"> <li>Choke: L49 is 0.45uH</li> <li>R161 is 5.76K (Load Line:-2.1m)</li> <li>R192 is 442K (OCP:23.8A)</li> <li>Two Low side MFET</li> </ol>


**SSID = CPU.Regulator**

<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC CPU\_Core**

Size: Custom	Document Number: Parker	Rev: -1
Date: Tuesday, August 14, 2007	Sheet: 42 of 53	



0.1uF for ISL6236,  
Install with 1uF for  
Max8778

No Install for ISL6236  
Install 10 ohm for MAX8778

**I<sub>omax</sub>=5A**  
**OCP>10A**


Sanyo 220uF  
6D3V, V Size  
ESR=25mohm

$L=2.2\mu H$   
 $\Delta I=(20-5)*5/(20*2.2\mu*0.4M)=4.2A$   
Ripple voltage=4.2A\*25mohm=105mV  
Suggest ESR<=12mohm to reduce ripple vol.


If L change to 3.3uH  
 $\Delta I=(20-5)*5/(20*3.3\mu*0.4M)=2.8A$   
Ripple voltage=2.8A\*15mohm=42mV  
Suggest ESR=15mohm to reduce ripple vol.

**OCP: 5x2=10A**  
 $L=2.2\mu H$   
 $I_{ocp}=10-(4.2/2)\sim 7.9A$   
 $V_{th}=7.9A*15mohm=119mV$   
 $R(I_{lim})=(119mV*10)/5uA$   
 $\sim 238K\text{---}>R536$

$L=3.3\mu H$   
 $I_{ocp}=10-(2.8/2)\sim 8.6A$   
 $V_{th}=8.6A*15mohm=129mV$   
 $R(I_{lim})=(129mV*10)/5uA$   
 $\sim 258K\text{---}>R536$



**SSID = PWR.Plane.Regulator\_3V5V**




<Core Design>


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>DC to DC 3.3V &amp; 5V</b>	
Size	Document Number	Rev	
Custom	Parker	-1	
Date:	Tuesday, August 14, 2007	Sheet	43 of 53

# SSID = PWR.Plane.Regulator\_1.5V




# SSID = PWR.Plane.Regulator\_0.9V



<Core Design>




Title			DC to DC 1D5V / 0D9V		
Size	Document Number	Parker		Rev	-1
A3					
Date:	Thursday, August 09, 2007	Sheet	44	of	53






REFIN2: tied to vref3=1.05V  
tied to vcc = 3.3V

Frequency Select (Ton)  
GND - 400kHz/500kHz  
Ref (or open) - 400kHz/300kHz \*\*  
Vcc - 200kHz/300kHz

1.8 Volt +/- 5%  
Design Current: 7.3A for +1.8V\_SUSP  
Maximum current 10.5A for +1.8VSUSP  
OCP point is 12.7A for +1.8VSUSP



CHIP IND 1.5UH M MPL74-D1K3




Design Specs in default:  
TDC: A  
Peak: 2.65A  
OCP: 3.975A

CHIP IND 3.3UH M MPL73-R33

Panasonic  
V Size  
220uF, 2V  
ESR=15mohm  
Iripple=2.7A

SSID = PWR.Plane.Regulator\_1.8V1.05V




<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1D8V / 1D05V**

Size: Custom	Document Number:	Rev: -1
Parker		
Date: Tuesday, August 14, 2007	Sheet: 45 of 53	

Install 0.01uF for ISL6236,  
Install 1uF for MAX8778



1.2 Volt +/- 5%  
Thermal Design Current: 2.163A  
Maximum current 3.1A  
OCP: 3.75A

Design Specs in default:  
TDC: 2.46A  
Peak: 3.51A  
OCP: 5.25A

Sanyo  
V Size  
330uF, 2.5V  
ESR=15mohm  
Ripple=2.7A

PLTRST_SYS#	NB_VCORE_CNTRL	Vout
HIGH	LOW	1.0V
HIGH	HIGH	1.2V
LOW	LOW	1.2V
LOW	HIGH	1.2V

**SSID = PWR.Plane.Regulator\_1.2V.NB\_VCORE**

<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipeli Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1D2V / NB\_Core**



Size: Custom Document Number: Rev: -1

Date: Tuesday, August 14, 2007 Sheet: 46 of 53



**RUN POWER DISCHARGE**





**SUS POWER DISCHARGE**



**+5V\_SUS POWER ENABLE**



**+3.3V\_SUS POWER ENABLE**



**SSID = Reset.Suspend**


<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **POWER ENABLE**

Size Custom	Document Number	Rev
Date: Friday, August 03, 2007	Parker	47 of 53

Sheet 47 of 53



**SSID = Reset.Suspend**

<Variant Name>




Title			POWER ON LOGIC		
Size	Document Number	Part Number		Rev	
A3		Parker		-1	
Date:	Friday, August 03, 2007	Sheet	48	of	53




# DP2 PLATFORMS POWER UP


## AC MODE




- RUN\_ON (KBC5025 KS15/GPIO10)
- +5V\_RUN (CONTROL BY RUN\_ON)
- +3.3V\_RUN (CONTROL BY 3.3V\_RUN\_ON, KBC5025 KS00/GPIOC0)
- +2.5V\_RUN
- +1.8V\_RUN (CONTROL BY 1.8V\_RUN\_ON, KBC5025 GPIO11/AB2\_DATA)
- +1.5V\_RUN (CONTROL BY 1.5V\_RUN\_ON, KBC5025 GPIO93/AB1F\_DATA)
- +1.2V\_RUN (CONTROL BY 1.2V\_RUN\_ON, ECE5021 GPIOB6)
- +1.05V\_VCCP (CONTROL BY 1.05V\_RUN\_ON, ECE5021 GPIOD2/CIRX)
- +NB\_VCORE (1V or 1.2V) (CONTROL BY 1.05V\_RUN\_PWRGD (HW ouotput))
- RUNPWROK
- +VCC\_CORE (CONTROL BY 1MVP\_VR\_ON, KBC5025 OUT2/FWM3)
- CLK\_ENABLE#
- RESET\_OUT# (KBC5025 nRESET\_OUT/OUT6)
- NB\_PWRGD
- SB\_PWRGD
- H\_PWRGOOD
- PLTRST#(A\_RST#)
- PCI\_RST#
- H\_RESET#



## PANEL SEQUENCE



## NB SEQUENCE



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **POWER ON SEQUENCE**

Size	Document Number	Rev
Custom	<b>Parker</b>	-1
Date: Friday, August 03, 2007	Sheet 49 of 53	

Power

Signal Name	Test Position	Signal Name	Test Position
+DC_IN	U5.1;Page 39	GFX_PWR_SRC	U10.1;Page 17
+DC_IN_SS	U5.8;Page 39	+RTC_CELL	C266.1;Page 18
+SDC_IN	U12.8;Page 41	VCC_RUN_SB	L31.1;Page 18
+VCHGR	U48.8;Page 41	VCC_SB_PVDD	C315.1;Page 18
+PBATT	U37.1;Page 41	VCC_SB_VDDR	C245.1;Page 18
+SBATT	U38.8;Page 41	SB_AVDDCK1.2	C181.1;Page 21
+DOCK_PWR_SRC	U24.8;Page 38	+3.3V_RUN_HW	C275.1;Page 19
+PWR_SRC	U12.1;Page 41	+3.3V_SB_USB_TX	C156.1;Page 20
+VCC_CORE	TC2.1;Page 42	+3.3V_SB_USB_RX	C183.1;Page 20
+15V_ALW	R696.1;Page 47	+3.3V_SB_AVDDC	C135.1;Page 20
+5V_ALW	R413.1;Page 18	+SB_AVDDCK3.3	C182.1;Page 21
+3.3V_ALW	U11.1;Page 17	SB_5V_REF	C620.1;Page 21
+3.3V_ALW2	C14.2;Page 43	+2.5V_RUN	C552.1;Page 23
+1.5V_RUN	R193.2;Page 44	THERMAL_LDO_IN	C553.1;Page 23
+0.9V_DDR_VTT	C718.1;Page 15	+3.3V_PCI7402_AVDD	C348.1;Page 24
+1.8V_SUS	R170.1;Page 7	+3.3V_PCI7402	C364.1;Page 24
+1.05V_VCCP	C102.1;Page 11	+3.3V_PCI7402_VCCP	C656.1;Page 24
+1.2V_SUS	Q50.8;Page 47	+3.3V_PCI7402_VDDPLL33	C730.1;Page 24
+NB_VCORE	U26.6;Page 47	PCI7402_VR_PORT	C703.1;Page 24
+5V_SUS	U26.6;Page 47	+3.3V_RUN_CARD	C763.1;Page 26
+3.3V_SUS	U102.6;Page 47	+3.3V_LAN	U93.4;Page 27
+5V_RUN	Q61.1;Page 41	+2.5V_LOM	C62.1;Page 27
+3.3V_RUN	Q32.1;Page 47	+2.5V_BIASVDD	L51.1;Page 27
+1.8V_RUN	U82.6;Page 47	+2.5V_XTALVDD	L53.1;Page 27
+1.2V_RUN	Q50.1;Page 47	+2.5V_AVDD	L59.1;Page 27
CLK_VDDREF	C331.1;Page 4	+1.2V_LOM	C492.1;Page 27
CLK_VDD48	C330.1;Page 4	+1.2V_AVDDL	L55.2;Page 27
CLK_VDDA	C248.1;Page 4	+1.2V_GPHY_PLLVDD	L52.2;Page 27
+3.3V_RUN_CLK	C246.1;Page 4	+1.2V_PCIE_PLLVDD	L61.2;Page 27
V_CPU_GTLREF	R54.1;Page 5	+1.2V_PCIE_SDVDD	L16.2;Page 27
+1.05V_VCCP_NB_CPU_VREF	C43.1;Page 7	CODEC_DVDD_CORE	U31.1;Page 29
V_DDR_NB_REF	C616.1;Page 9	CODEC_DVDD_CORE_PIN40	U31.40;Page 29
+1.8V_RUN_NB_IOPLLVDD18	C168.1;Page 7	+5V_SPK_AMP	L50.2;Page 30
+1.2V_RUN_NB_IOPLLVDD12	C133.1;Page 7	+VDDA	C268.1;Page 30
+1.8V_RUN_NB_PLLVDD18	C35.1;Page 10	+3.3V_CARDSUS	C403.1;Page 31
+1.2V_RUN_NB_PLLVDD12	C55.1;Page 10	+1.5V_CARD	C765.1;Page 31
+1.2V_NB_VDDPLL_PCIE	C124.1;Page 10	+3.3V_CARD	C390.1;Page 31
+1.8V_RUN_NB_AVDDD	C88.1;Page 10	+3.3V_WLAN	U98.6;Page 32
+1.8V_RUN_NB_AVDDQ	C49.1;Page 10	+3.3V_RUN_HDD	U100.6;Page 33
+1.8V_RUN_NB_VDDLT18	C129.1;Page 10		
+1.8V_RUN_NB_LTP18VDD	C21.1;Page 10		
+3.3V_RUN_NB_AVDD	C65.1;Page 10		
+3.3V_RUN_NB_VDDR33	C66.1;Page 10		
+3.3V_RUN_NB_VDDLT33	C130.1;Page 10		
+3.3V_RUN_NB	U22.6;Page 10		
+1.8V_RUN_NB_VDD18CPU	C115.1;Page 11		
+1.8V_RUN_NB_VDD18MEN	C228.1;Page 11		
+1.2V_RUN_NB_VPCIE	C179.1;Page 11		
5V_CRT_S0	C426.1;Page 16		
LCDVDD	U11.4;Page 17		


Power Sequence

Signal Name	Test Position	Signal Name	Test Position
+RTC_CELL	C258/1 ; Page 18	+NB_VCORE	C150/1 ; Page 11
+DC_IN	U5/1 ; Page 41	RUNPWROK	U107/8 ; Page 48
+SDC_IN	U12/8 ; Page 41	+VCC_CORE	TC2/1 ; Page 42
+PWR_SRC	U12/1 ; Page 41	CLK_ENABLE#	R572/1 ; Page 4
ACAV_IN	R329/2 ; Page 40	RESET_OUT#	U30/53 ; Page 35
ALWON	R43/1 ; Page 43	NB_PWRGD	R695/1 ; Page 48
+3.3V_ALW	C314/1 ; Page 35	SB_PWRGD	R695/2 ; Page 48
+5V_ALW	Q61/5 ; Page 47	H_PWRGOOD	R568/2 ; Page 5
MAIN_PWR_SW#	R511/2 ; Page 17	PLTRST#	R664/1 ; Page 18
SUS_ON	U30/34 ; Page 35	PCI_RST#	R621/2 ; Page 18
+5V_SUS	U26/4 ; Page 47	H_RESET#	R512/2 ; Page 5
+15V_ALWP	R377/1 ; Page 43	ENVDD	D4/2 ; Page 17
+3.3V_SUS	RN50/3 ; Page 35	LCDVDD	U11/4 ; Page 17
+1.8V_SUS	U82/1 ; Page 47		
+1.2V_SUS	Q50/8 ; Page 47		
SB_RSMRST#	U30/23 ; Page 35		
SIO_PWRBTN#	U30/109 ; Page 35		
SIO_SLP_S5#	U30/31 ; Page 35		
SIO_SLP_S3#	U30/30 ; Page 35		
RUN_ON	U30/35 ; Page 35		
+5V_RUN	Q61/1 ; Page 47		
+3.3V_RUN	Q32/1 ; Page 47		
+2.5V_RUN	R460/1 ; Page 47		
+1.8V_RUN	U82/4 ; Page 47		
+1.5V_RUN	R193/2 ; Page 44		
+1.2V_RUN	Q50/1 ; Page 47		
+1.05V_VCCP	R108/2 ; Page 7		


<Variant Name>




# SSID=EMI




# CLK-GEN Shading BOX



# LAN Shading BOX



# SSID=Mechanical



35,43	ALWON	>>	ALWON	TP29	TPAD28
17,35	MAIN_PWR_SW#	>>	MAIN_PWR_SW#	TP120	TPAD28
35,43	ALW_PWRGD_3V_5V	>>	ALW_PWRGD_3V_5V	TP17	TPAD28
35,47,48	SUS_ON	>>	SUS_ON	TP99	TPAD28
35,46,47	3.3V_SUS_ON	>>	3.3V_SUS_ON	TP80	TPAD28
35,44,45	DDR_ON	>>	DDR_ON	TP129	TPAD28
35,45	1.8V_SUS_PWRGD	>>	1.8V_SUS_PWRGD	TP8	TPAD28
35,46	1.2V_SUS_ON	>>	1.2V_SUS_ON	TP110	TPAD28
46,48	1.2V_SUS_PWRGD	>>	1.2V_SUS_PWRGD	TP186	TPAD28
20,23,35,48	SUSPWROK	>>	SUSPWROK	TP191	TPAD28
20,35	SB_RSMRST#	>>	SB_RSMRST#	TP139	TPAD28
20,35	SIO_PWRBTN#	>>	SIO_PWRBTN#	TP119	TPAD28
20,35	SIO_SLP_S5#	>>	SIO_SLP_S5#	TP16	TPAD28
20,35	SIO_SLP_S3#	>>	SIO_SLP_S3#	TP14	TPAD28
17,35,47,48	RUN_ON	>>	RUN_ON	TP190	TPAD28
35,47	3.3V_RUN_ON	>>	3.3V_RUN_ON	TP177	TPAD28
23,48	2.5V_RUN_PWRGD	>>	2.5V_RUN_PWRGD	TP98	TPAD28
35,47	1.8V_RUN_ON	>>	1.8V_RUN_ON	TP175	TPAD28
35,44	0.9V_DDR_VTT_ON	>>	0.9V_DDR_VTT_ON	TP56	TPAD28
35,44	1.5V_RUN_ON	>>	1.5V_RUN_ON	TP150	TPAD28
44,48	1.5V_RUN_PWRGD	>>	1.5V_RUN_PWRGD	TP192	TPAD28

36,47	1.2V_RUN_ON	>>	1.2V_RUN_ON	TP111	TPAD28
36,48	5V_3V_1.8V_1.2V_RUN_PWRGD	>>	5V_3V_1.8V_1.2V_RUN_PWRGD	TP97	TPAD28
36,45	1.05V_RUN_ON	>>	1.05V_RUN_ON	TP6	TPAD28
45,46,48	1.05V_RUN_PWRGD	>>	1.05V_RUN_PWRGD	TP194	TPAD28
35,46,48	NB_VCORE_PWRGD	>>	NB_VCORE_PWRGD	TP193	TPAD28
35,42,48	RUNPWROK	>>	RUNPWROK	TP189	TPAD28
35,42	IMVP_VR_ON	>>	IMVP_VR_ON	TP149	TPAD28
4,42	CLK_ENABLE#	>>	CLK_ENABLE#	TP160	TPAD28
35,42,48	IMVP_PWRGD	>>	IMVP_PWRGD	TP118	TPAD28
35,48	RESET_OUT#	>>	RESET_OUT#	TP144	TPAD28
7,35,48	NB_PWRGD	>>	NB_PWRGD	TP187	TPAD28
20,23,48	SB_PWRGD	>>	SB_PWRGD	TP188	TPAD28
5,18	H_PWRGOOD	>>	H_PWRGOOD	TP169	TPAD28
7,18,27,31,32,35,45,46	PLTRST#	>>	PLTRST#	TP185	TPAD28
18,25	PCI_RST#	>>	PCI_RST#	TP5	TPAD28
3,5,7	H_RESET#	>>	H_RESET#	TP12	TPAD28
5,7	H_ADS#	>>	H_ADS#	TP13	TPAD28

<http://img.com>

<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/HOLE**

Size: A3 Document Number: Parker Rev: -1

Date: Friday, August 03, 2007 Sheet: 51 of 53

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2006/11/03	X00	1	18	REMOVE DVI CHIP TO MEDIA SLICE SIDE	Change SPEC	EE
		2	3	Dummy ITP1		EE
		3	4	Add R616,R617, Dummy R607,R610	Ext Clock Frequency select to 133MHZ	EE , SW
		4	4	Change R221,R595 to 15 ohm , RN14 to 22 ohm	EA report fail issues	EE
		5	8	Change PCI-E GPP_TX	PCI-E GPP error	EE
		6	10	Add R742 10K ohm in NB TMD5_HPD_R	BIT issues	EE
		7	11	Change +1.8V_RUN_NB_VDD18MEN to +1.8V_RUN_NB_VDD18MEM	BIT issues	EE
		8	12	Change R629,R630,R632,R633 to 0 ohm and Add R736,R737 100 ohm	DDR clock driver issues	EE
		9	13	Change Onboard memory to Hynix and Mircon	Samsung memory can't support issues	EE
		10	16	Change L37, L38, L39, L40, L41 to BLM18BA100SN1D	EA report fail issues	EE
		11	17	Change R47 to 150 ohm	EA report fail issues	EE
		12	17	Change LVDS1 Power circuit	LCD Power issues	EE
		13	19	Add R738,R739,R740 0 ohm connect SATA power and GND	No support SATA HDD issues	EE
		14	19	Add C776 22pF De-pop and Change R445,R514,R529 to 47 ohm	SPI ROM issues	RF
		15	20	Change Memory SMBus support to SB SMBus 0 and Del U101,RN58	Memory controller issues	SW
		16	20	Del L23 and Change AVDDR_X power to +3.3V_SB_USB_TX	ATI Desgin check issues	EE
		2007/03/21	X01	17	25	Change signal IRQ_SERIRQ to U63/Pin H1;Change U63/Pin H2 to signal MFUNC2
18	25			Change C385,C386 to 12PF	Crytal result issues	EE
19	26			Change R260,R265,R294,R305 to 200 ohm , R291 to 75 ohm	SDIO Rise time fall issues	EE
20	27			Change C510 to 33PF	Crytal result issues	EE
21	27			Change R420 to 1.18K ohm	LOM Driver issues	EE
22	29			Change U31/Pin 4 AUD_SPK_DET signal to U35/Pin P8	Audio detect issues	SW
23	30			Change U32 to TI TPA6040A4 and setting	AMP Main source change issues	EE
24	30			Change U40/Pin 5 Power to +3.3V_RUN	BIT issues	EE
25	30			Change C446, C453 to 1uF 25V 0603	Audio issues	EE
26	32			Swap ESD1 and De-pop C369, C377	WWAN's SIM error	EE
27	32			Change U98 to Vishay SI3424DV	WLAN Power issues	Power
28	33			Change R548,R573 to 0 ohm , R575 to 47 ohm and Add C772,C773, C774 22pF De-pop	SPI ROM issues	EE
29	35			Dummy DBG1, DBG2		EE
30	35			Change R641 to 1M ohm	BIT issues	EE
31	35			Change RN54,RN61,RN65,RN78 to 2.2K ohm	SUS and RUN power open two time issues	EE , SW
32	35			Change C173 to 12PF ,C200 to 15PF	Crytal result issues	EE
33	35			De-pop R321	BIT issues	EE
34	35			Add R749 10K ohm to +RTL_CELL	Pen switch issues	EE , SW
35	36			Add R269 10K ohm, Dummy R270	Board ID issues	EE , SW
36	36			Add MEM_VEND_I Detect in U64 Pin 1	Memory controller for SPD issues	SW
37	36			Change U64 Pin 7 signal connect GND	BIT issues	EE
38	36			Add PEN_SW# connector to U64/Pin 119	Pen switch issues	EE , SW
39	37			Change KB1 signal	Keyboard issues	EE , KBC
40	37			Change LID_CL_SIO#_R to U40/Pin 2 , TABLET_DET# to HSW1/Pin 4	Hall switch support change issues	ME
41	38			Change U85 power source to +3.3V_ALW	BIT issues	EE
42	38			Add DOCKED signal use U85 to LOM and Change U86/Pin E3 signal to LOM_E_SWITCH	LOM Docking switch issues	EE
43	40			Add 1K8 ohm 1206 De-pop in +VCHGR to GND	BIT issues	EE
44	43			Change TC5 to 220U6D3V	BIT issues	EE
45	44			Add C775 near U34/Pin 10	BIT issues	EE
46	45			Change L63 to IND-1D5UH , TC9,TC10 to SE330U2D5VVD , R97 to 118K , R103 to 93.1K	Power issues	Power
47	46			Change R417 to 80.6K ohm , R415 to 255K ohm , TC15 to 330U2D5V	Power issues	Power
48	48			Change R695 to 0 ohm , Del R666, C730	Power sequence issues	Power
49				Change Power use Gap to Clise Gap		Power

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **HISTORY**

Size: Custom Document Number: **Parker** Rev: **-1**

Date: Friday, August 03, 2007 Sheet 52 of 53

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
		1	4	Del C570,582,585,592,595,604,606,609,611,622	RF noise issues	RF
		2	4	Change C615,623,635 to 15pF	RF noise issues	RF
		3	11	Change C116,147,176 to 6pF, C72,231,240 to 0.1uF and ADD C801 22uF	RF noise issues	RF
		4	13	Add C802,803,804 to 4.7uF	+1.8_SUS, +0.9V_DDR_VTT, V_DDR_NB_REF ripple issues	EE
		5	17	Change C563 to Dummy	Power switch issues	EE
		6	17	Add R752 10K ohm	Cable detect setting issues	SW
		7	17	Change LCD Lunch Board Power support	Digitizer Power support	EE
		8	17	Change R98,101,701 to 470 ohm	Battery life issues	EE
		9	18	Add R753 10K ohm	Cable detect setting issues	SW
		10	19	Change Net LBF_ID0 to MEM_VEND_ID1	Onboard memory vendor support issues	EE, SW
		11	20	Change R478,479 to 10 ohm, C533,535 to 4.7pF	EMI issues	EMI
		12	22	Add SB power delay circuit	ATI power issues	EE
		13	25	Change R631 to 22 ohm, R636 to 10 ohm, C654 to 10pF and C667 to 4.7pF	EMI issues	EMI
		14	27	Add R485 0 ohm	Cable detect setting issues	SW
		15	27	Change R462 to 22 ohm and C527 to 4.7pF	EMI issues	EMI
		16	28	Change R383 to 0 ohm and L45 to Dummy	EMI issues	EMI
		17	30	Add R754 10K ohm	Cable detect setting issues	SW
		18	31	Change R308,309 to 470 ohm	Battery life issues	EE
		19	32	Add +1.5V_RUN_WLAN switching circuit	Power switch issues	EE
		20	33	Change R18,19 and C9 to Dummy	Pen detect setting issues	SW
		21	34	Add C793,794,795,796 EMI Capacitor Pad and D15,23,26 EMI Diode	EMI issues	EMI
		22	35	Add R762 0 ohm	RF noise issues	RF
		23	35	Change Net AC_OFF ti pull down	AC_OFF setting issues	EE, SW
		24	35	Change R223 to 22 ohm and C321 to 10pF	EMI issues	EMI
2007/06/25	X02	25	36	Change Board ID to X02	Board ID setting issues	SW
		26	36	Add R763 0 ohm	RF noise issues	RF
		27	37	Change R302,303 and 304 to 470 ohm	Battery life issues	EE
		28	37	Change R682 to 0 ohm	Cable detect setting issues	SW
		29	38	Add C779,782 and 786 0.1uF	RF noise issues	RF
		30	39	Add C511,785 and 787 0.1uF	RF noise issues	RF
		31	40	Change L66 part to SIL104R	Charge issues	POWER
		32	40	Add C788 to 0.1uF	RF noise issues	RF
		33	40	Add ACAV_IN detect circuit	ACAV_IN setting issues	SW
		34	42	Change C297 to 390pF, R203 to 24.3K ohm, R192 to 442K ohm, R175 to 237K ohm and C233 to 33pF	CPU power issues	POWER
		35	42	Add C777,791 0.1uF, C22,379,778,792 2200pF and R25 1 ohm	RF noise issues	RF
		36	43	Change C77,79 to 1000pF and Add C784 0.1uF	RF noise issues	RF
		37	43	Add L67,68 30 ohm Bead	RF noise issues	RF
		38	45	Change C513,532 to 1000pF and Add C780,789 1000pF, R755,756 1.2 ohm	RF noise issues	RF
		39	46	Add L69 60 ohm	RF noise issues	RF
		40	46	Change C451,466 to 1000pF and Add C781,790 1000pF, R757,758 1 ohm	RF noise issues	RF
		41				
		42				
		43				
		44				
		45				
		46				
		47				
		48				

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **HISTORY2**

Size: Custom Document Number: **Parker** Rev: -1

Date: Friday, August 03, 2007 Sheet 53 of 53