


JV50-TR_8VRAM Block Diagram

Project code: 91.4FN01.001
 PCB P/N : 48.4FN02.001
 REVISION : 09927-1



PCB STACKUP





TOP	_____
VCC	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

SYSTEM DC/DC RT8205A 46	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(6A)
SYSTEM DC/DC TPS51124 47	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0(7.5A) 1D2V_S0(4A)
SYSTEM DC/DC RT8209B 48	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3(11A)
G9661 49	
5V_S5	1D1V_M92
RT9161 49	
3D3V_S0	2D5V_S0(200mA)
G957 49	
3D3V_S0	1D5V_S0(1A)
G9161 49	
3D3V_S5	1D2V_S5(400mA)
CHARGER MAX8731 50	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A UP+5V 5V 100mA
CPU DC/DC ISL6265AHR 45	
INPUTS	OUTPUTS
	VCC_CORE_S0_0 0~1.55V 18A
DCBATOUT	VCC_CORE_S0_1 0~1.55V 18A VDDNB 0~1.55V 18A


JV50-TR8

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB/PCIE Routing		
Size	Document Number	Rev
A3	JV50-TR8	-1
Date: Monday, October 05, 2009	Sheet 2 of	63





71.09480.A03
2ND = 71.00880.A03






SEL_27	1	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
REF2	0*	100MHz differential spreading SRC clock
SEL_SATA	1	100MHz non-spreading differential SATA clock
REF1	0*	100MHz differential spreading SRC clock
SEL_HTT66	1	66MHz 3.3V single ended HTT clock
REF0	0*	100MHz differential HTT clock

CPU_CLK (200MHz)



3000mA . 80ohm



OSC_14M_NB
RS780M 1.1V 158R/90.9R

Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.


JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CLKGEN ICS9LPRS480**

Size: **A3** Document Number: **JV50-TR8** Rev: **-1**

Date: **Wednesday, November 04, 2009** Sheet: **3** of **63**



State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V

- 8 HT_NB_CPU_CAD_H0
- 8 HT_NB_CPU_CAD_L0
- 8 HT_NB_CPU_CAD_H1
- 8 HT_NB_CPU_CAD_L1
- 8 HT_NB_CPU_CAD_H2
- 8 HT_NB_CPU_CAD_L2
- 8 HT_NB_CPU_CAD_H3
- 8 HT_NB_CPU_CAD_L3
- 8 HT_NB_CPU_CAD_H4
- 8 HT_NB_CPU_CAD_L4
- 8 HT_NB_CPU_CAD_H5
- 8 HT_NB_CPU_CAD_L5
- 8 HT_NB_CPU_CAD_H6
- 8 HT_NB_CPU_CAD_L6
- 8 HT_NB_CPU_CAD_H7
- 8 HT_NB_CPU_CAD_L7
- 8 HT_NB_CPU_CAD_H8
- 8 HT_NB_CPU_CAD_L8
- 8 HT_NB_CPU_CAD_H9
- 8 HT_NB_CPU_CAD_L9
- 8 HT_NB_CPU_CAD_H10
- 8 HT_NB_CPU_CAD_L10
- 8 HT_NB_CPU_CAD_H11
- 8 HT_NB_CPU_CAD_L11
- 8 HT_NB_CPU_CAD_H12
- 8 HT_NB_CPU_CAD_L12
- 8 HT_NB_CPU_CAD_H13
- 8 HT_NB_CPU_CAD_L13
- 8 HT_NB_CPU_CAD_H14
- 8 HT_NB_CPU_CAD_L14
- 8 HT_NB_CPU_CAD_H15
- 8 HT_NB_CPU_CAD_L15
- 8 HT_NB_CPU_CLK_H0
- 8 HT_NB_CPU_CLK_L0
- 8 HT_NB_CPU_CLK_H1
- 8 HT_NB_CPU_CLK_L1
- 8 HT_NB_CPU_CTL_H0
- 8 HT_NB_CPU_CTL_L0
- 8 HT_NB_CPU_CTL_H1
- 8 HT_NB_CPU_CTL_L1

SKT-CPU638P.DANUB
62.10055.111
 2ND = 62.10055.251
SKT-BGA638H176



JV50-TR8

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU HT LINK I/F (1/4)**



Size: **A3** Document Number: **JV50-TR8** Rev: **-1**

Date: **Monday, October 26, 2009** Sheet **4** of **63**



SKT-CPU638P.DANUB

62.10055.111







SKT-CPU638P.DANUB

JV50-TR8








緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU DDR (2/4)		
Size	Document Number	Rev			
A3	JV50-TR8	-1			
Date:	Monday, October 26, 2009	Sheet	5	of	63

The Processor has reached a preset maximum operating temperature. 100°C
 I=Active HTC
 O=FAN



IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491
 LAYOUT:ROUTE VDDA TRACE APPROX.
 50mils WIDE(USE 2X25 mil TRACES TO
 EXIT BALL FIELD) AND 500 mils LONG.




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File CPU_Control&Debug_(3/4)

Size A3	Document Number JV50-TR8	Rev -1
Date: Monday, October 26, 2009	Sheet 6 of 63	






ACPU1F		
AA4	VSS1	VSS66
AA11	VSS2	VSS67
AA13	VSS3	VSS68
AA15	VSS4	VSS69
AA17	VSS5	VSS70
AA19	VSS6	VSS71
AB2	VSS7	VSS72
AB7	VSS8	VSS73
AB9	VSS9	VSS74
AB23	VSS10	VSS75
AB25	VSS11	VSS76
AC11	VSS12	VSS77
AC13	VSS13	VSS78
AC15	VSS14	VSS79
AC17	VSS15	VSS80
AC19	VSS16	VSS81
AC21	VSS17	VSS82
AD6	VSS18	VSS83
AD8	VSS19	VSS84
AD25	VSS20	VSS85
AE13	VSS21	VSS86
AE15	VSS22	VSS87
AE17	VSS23	VSS88
AE19	VSS24	VSS89
AE21	VSS25	VSS90
AE23	VSS26	VSS91
AE27	VSS27	VSS92
B4	VSS28	VSS93
B6	VSS29	VSS94
B8	VSS30	VSS95
B9	VSS31	VSS96
B11	VSS32	VSS97
B13	VSS33	VSS98
B15	VSS34	VSS99
B17	VSS35	VSS100
B19	VSS36	VSS101
B21	VSS37	VSS102
B23	VSS38	VSS103
B25	VSS39	VSS104
D6	VSS40	VSS105
D9	VSS41	VSS106
D11	VSS42	VSS107
D13	VSS43	VSS108
D15	VSS44	VSS109
D17	VSS45	VSS110
D19	VSS46	VSS111
D21	VSS47	VSS112
D23	VSS48	VSS113
D25	VSS49	VSS114
E4	VSS50	VSS115
F2	VSS51	VSS116
F11	VSS52	VSS117
F13	VSS53	VSS118
F15	VSS54	VSS119
F17	VSS55	VSS120
F19	VSS56	VSS121
F21	VSS57	VSS122
F23	VSS58	VSS123
F25	VSS59	VSS124
H7	VSS60	VSS125
H9	VSS61	VSS126
H21	VSS62	VSS127
H23	VSS63	VSS128
J4	VSS64	VSS129
	VSS65	VSS129

SKT-CPU638P,DANUB




JV50-TR8

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_Power_(4/4)			
Size	Document Number	Rev	-1
JV50-TR8			
Date: Monday, October 05, 2009		Sheet 7	of 63



Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



STRAP_DEBUG_BUS_GPIO_ENABLEB
 Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC#)
 *1 :Disable 0 : Enable

RS780: Enables Side port memory (RS780 use HSYNC#)
 *1 :Disable 0 : Enable

SUS_STAT#
 Selects Loading of STRAPS from EEPROM
 *1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected,
 or use default values if not connected

RS780M-GP-U2

AVDD1	F12	TXOUT_L0P	A22
AVDD2	E12	TXOUT_L0N	B22
AVDDDI	F14	TXOUT_L1P	A21
AVSSDI	G15	TXOUT_L1N	B21
AVDDQ	H15	TXOUT_L2P	A20
AVSSQ	H14	TXOUT_L2N	B20
C_Pr	X17	TXOUT_L3P	A19
Y	X17	TXOUT_L3N	B19
COMP_Pb	X15	TXOUT_U0P	B18
RED	G18	TXOUT_U0N	A18
REDb	G17	TXOUT_U1P	B17
GREEN	F18	TXOUT_U1N	D20
GREENb	F19	TXOUT_U2P	D21
BLUE	F19	TXOUT_U2N	D18
BLUEb	F19	TXOUT_U3P	D19
DAC_HSYNC	A11	TXCLK_LP	B16
DAC_VSYNC	B11	TXCLK_LN	A16
DAC_SCL	F8	TXCLK_UP	D16
DAC_SDA	E8	TXCLK_UN	D17
DAC_RSET	G14	VDDLTP18	A13
PLLVD	A12	VSSLTP18	B13
PLLVD18	D14	VDDL18_1	A15
PLLSS	B17	VDDL18_2	B15
VDDA18HTPLL	H12	VDDL33_1	A14
VDDA18PCIEPLL	D7	VDDL33_2	B14
VDDA18PCIEPLL1	E7	VSSLT1	C14
VDDA18PCIEPLL2	D8	VSSLT2	C15
SYSRESET#	A10	VSSLT3	C16
POWERGOOD	C10	VSSLT4	C18
LDTSTOP#	C12	VSSLT5	C20
ALLOW_LDTSTOP	C25	VSSLT6	E20
HT_REFCLKP	C24	VSSLT7	C22
HT_REFCLKN	E11	LVDS_DIGON	F9
REFCLK_P/OSCIN	F11	LVDS_BLO	F7
REFCLK_N	T1	LVDS_ENA_B	G12
GFX_REFCLKP	T2	GMCH_BL_ON	F7
GFX_REFCLKN	U1	GMCH_LCDVDD_ON	F9
GPP_REFCLKP	U2	GMCH_ON	TP26
GPP_REFCLKN	V4	LVDS_ENA_BL	G12
GPPSB_REFCLKP	V3		
GPPSB_REFCLKN	V3		
I2C_CLK	B9		
I2C_DATA	A9		
DDC_CLK0/AUX0P	B8		
DDC_CLK0/AUX0N	A8		
DDC_DATA0/AUX0P	B7		
DDC_DATA0/AUX0N	B7		
DDC_CLK1/AUX1P	A7		
DDC_CLK1/AUX1N	A7		
STRP_DATA	B10		
RESERVED	G11		
AUX_CAL	C8		

CRT/TVOUT

LVMT


PLL PWR

CLOCKS PM

MIS.

UMA

GPIO MODE	
STRP_DATA	0 *1
VCC_NB	1.1V 1.0V






JV50-TR8

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS880M LVDS&CRT (2/3)**

Size A3	Document Number	Rev -1
Date: Monday, October 26, 2009	Sheet 9	of 63












JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS880M Side Port&PWR&GND(3/3)**

Size: A3 Document Number: **JV50-TR8** Rev: -1

Date: Monday, October 05, 2009 Sheet 10 of 63



JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

ATI-SB710 PCIE&PCI (1/5)

Title





Size A3 Document Number

Date: Monday, October 26, 2009


JV50-TR8

11 of 63

Rev **-1**








USB	
Pair	Device
11	CardReader
10	WEBCAM
9	MINIC2
8	USB4
7	USB3
6	USB2
5	Bluetooth
4	NC
3	Fringier print
2	NEW1
1	MINIC1
0	USB1



PLACE SATA AC DECOUPLING CAPS CLOSE TO SB710

SATA HDD
SATA ODD



Layout connect to Cap then GND


JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATi-SB710 SATA-IDE (3/5)**

Size: **A3** Document Number: **JV50-TR8** Rev: **-1**

Date: Monday, October 26, 2009 Sheet 13 of 63



JV50-TR8

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **ATi-SB710 POWER&GND (4/5)**

Size: **A3** Document Number: **JV50-TR8** Rev: **-1**


Date: Monday, October 05, 2009 Sheet 14 of 63

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	Reserved

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

JV50-TR8

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
ATi-SB710 STRAPPING (5/5)			
Title	Document Number		Rev
A3	JV50-TR8		-1
Date: Monday, October 26, 2009		Sheet 15 of 63	

5,18 MEM_MA_ADD0 102 A0
 5,18 MEM_MA_ADD1 101 A1
 5,18 MEM_MA_ADD2 100 A2
 5,18 MEM_MA_ADD3 99 A3
 5,18 MEM_MA_ADD4 98 A4
 5,18 MEM_MA_ADD5 97 A5
 5,18 MEM_MA_ADD6 94 A6
 5,18 MEM_MA_ADD7 92 A7
 5,18 MEM_MA_ADD8 93 A8
 5,18 MEM_MA_ADD9 91 A9
 5,18 MEM_MA_ADD10 105 A10/AP
 5,18 MEM_MA_ADD11 90 A11
 5,18 MEM_MA_ADD12 89 A12
 5,18 MEM_MA_ADD13 116 A13
 5,18 MEM_MA_ADD14 86 A14
 5,18 MEM_MA_ADD15 84 A15
 5,18 MEM_MA_BANK2 107 BA0
 5,18 MEM_MA_BANK0 106 BA1
 5,18 MEM_MA_BANK1 106 BA1

5 MEM_MA_DATA0 7 DQ0
 5 MEM_MA_DATA1 17 DQ1
 5 MEM_MA_DATA2 19 DQ2
 5 MEM_MA_DATA3 4 DQ3
 5 MEM_MA_DATA4 4 DQ4
 5 MEM_MA_DATA5 6 DQ5
 5 MEM_MA_DATA6 14 DQ6
 5 MEM_MA_DATA7 16 DQ7
 5 MEM_MA_DATA8 23 DQ8
 5 MEM_MA_DATA9 25 DQ9
 5 MEM_MA_DATA10 35 DQ10
 5 MEM_MA_DATA11 37 DQ11
 5 MEM_MA_DATA12 20 DQ12
 5 MEM_MA_DATA13 22 DQ13
 5 MEM_MA_DATA14 36 DQ14
 5 MEM_MA_DATA15 38 DQ15
 5 MEM_MA_DATA16 43 DQ16
 5 MEM_MA_DATA17 45 DQ17
 5 MEM_MA_DATA18 55 DQ18
 5 MEM_MA_DATA19 44 DQ19
 5 MEM_MA_DATA20 46 DQ20
 5 MEM_MA_DATA21 56 DQ21
 5 MEM_MA_DATA22 58 DQ22
 5 MEM_MA_DATA23 61 DQ23
 5 MEM_MA_DATA24 63 DQ24
 5 MEM_MA_DATA25 63 DQ25
 5 MEM_MA_DATA26 73 DQ26
 5 MEM_MA_DATA27 62 DQ27
 5 MEM_MA_DATA28 62 DQ28
 5 MEM_MA_DATA29 64 DQ29
 5 MEM_MA_DATA30 74 DQ30
 5 MEM_MA_DATA31 123 DQ31
 5 MEM_MA_DATA32 125 DQ32
 5 MEM_MA_DATA33 125 DQ33
 5 MEM_MA_DATA34 135 DQ34
 5 MEM_MA_DATA35 137 DQ35
 5 MEM_MA_DATA36 124 DQ36
 5 MEM_MA_DATA37 126 DQ37
 5 MEM_MA_DATA38 134 DQ38
 5 MEM_MA_DATA39 136 DQ39
 5 MEM_MA_DATA40 141 DQ40
 5 MEM_MA_DATA41 143 DQ41
 5 MEM_MA_DATA42 151 DQ42
 5 MEM_MA_DATA43 153 DQ43
 5 MEM_MA_DATA44 140 DQ44
 5 MEM_MA_DATA45 142 DQ45
 5 MEM_MA_DATA46 152 DQ46
 5 MEM_MA_DATA47 154 DQ47
 5 MEM_MA_DATA48 157 DQ48
 5 MEM_MA_DATA49 159 DQ49
 5 MEM_MA_DATA50 173 DQ50
 5 MEM_MA_DATA51 175 DQ51
 5 MEM_MA_DATA52 160 DQ52
 5 MEM_MA_DATA53 158 DQ53
 5 MEM_MA_DATA54 174 DQ54
 5 MEM_MA_DATA55 176 DQ55
 5 MEM_MA_DATA56 179 DQ56
 5 MEM_MA_DATA57 181 DQ57
 5 MEM_MA_DATA58 189 DQ58
 5 MEM_MA_DATA59 191 DQ59
 5 MEM_MA_DATA60 180 DQ60
 5 MEM_MA_DATA61 182 DQ61
 5 MEM_MA_DATA62 192 DQ62
 5 MEM_MA_DATA63 194 DQ63

5 MEM_MA_DQS0_N 11 DQS0#
 5 MEM_MA_DQS1_N 29 DQS1#
 5 MEM_MA_DQS2_N 49 DQS2#
 5 MEM_MA_DQS3_N 68 DQS3#
 5 MEM_MA_DQS4_N 128 DQS4#
 5 MEM_MA_DQS5_N 146 DQS5#
 5 MEM_MA_DQS6_N 167 DQS6#
 5 MEM_MA_DQS7_N 186 DQS7#

5 MEM_MA_DQS0_P 13 DQS0
 5 MEM_MA_DQS1_P 31 DQS1
 5 MEM_MA_DQS2_P 51 DQS2
 5 MEM_MA_DQS3_P 70 DQS3
 5 MEM_MA_DQS4_P 131 DQS4
 5 MEM_MA_DQS5_P 148 DQS5
 5 MEM_MA_DQS6_P 169 DQS6
 5 MEM_MA_DQS7_P 188 DQS7

5,18 MEM_MA_ODT0 114 OTD0
 5,18 MEM_MA_ODT1 119 OTD1

NORMAL TYPE

ADIMM2

RAS# 108
 WE# 109
 CAS# 113

CS0# 110
 CS1# 115

CKE0 79
 CKE1 80

CK0 30
 CK0# 32

CK1 164
 CK1# 166

DM0 10
 DM1 26
 DM2 52
 DM3 67
 DM4 130
 DM5 147
 DM6 170
 DM7 185

SDA 195
 SCL 197

VDDSPD 199

SA0 198
 SA1 200

NC#50 50 X
 NC#69 69 X
 NC#83 83 X
 NC#120 120 X
 NC#163/TEST 163 X

VDD 81
 VDD 82
 VDD 87
 VDD 88
 VDD 95
 VDD 96
 VDD 103
 VDD 104
 VDD 111
 VDD 112
 VDD 117
 VDD 118

VSS 3
 VSS 8
 VSS 9
 VSS 12
 VSS 15
 VSS 18
 VSS 21
 VSS 24
 VSS 27
 VSS 28
 VSS 33
 VSS 34
 VSS 36
 VSS 40
 VSS 41
 VSS 42
 VSS 47
 VSS 48
 VSS 53
 VSS 54
 VSS 59
 VSS 60
 VSS 65
 VSS 66
 VSS 71
 VSS 72
 VSS 77
 VSS 78

VSS 121
 VSS 122
 VSS 127
 VSS 128
 VSS 132
 VSS 133
 VSS 139
 VSS 144
 VSS 145
 VSS 149
 VSS 150
 VSS 155
 VSS 156
 VSS 161
 VSS 162
 VSS 165
 VSS 168
 VSS 171
 VSS 172
 VSS 177
 VSS 178
 VSS 183
 VSS 184
 VSS 187
 VSS 190
 VSS 193
 VSS 196

GND 201
 GND 202

MH1 202
 MH2 202

MEM_MA_RAS# 5,18
 MEM_MA_WE# 5,18
 MEM_MA_CAS# 5,18



MEM_MA_CS#0 5,18
 MEM_MA_CS#1 5,18

MEM_MA_CKE0 5,18
 MEM_MA_CKE1 5,18


MEM_MA_CLK0_P 5
 MEM_MA_CLK0_N 5

MEM_MA_CLK1_P 5
 MEM_MA_CLK1_N 5


MEM_MA_DM0 5
 MEM_MA_DM1 5
 MEM_MA_DM2 5
 MEM_MA_DM3 5
 MEM_MA_DM4 5
 MEM_MA_DM5 5
 MEM_MA_DM6 5
 MEM_MA_DM7 5



DDR_VREF



LAYOUT: Locate close to DIMM



LOW 5.2 mm

JV50-TR8

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR_SO-DIMM SKT_1**




Size: Custom Document Number: **JV50-TR8** Rev: -1

Date: Monday, October 26, 2009 Sheet: 16 of 63

5,18 MEM_MB_ADD0	102	A0
5,18 MEM_MB_ADD1	101	A1
5,18 MEM_MB_ADD2	100	A2
5,18 MEM_MB_ADD3	99	A3
5,18 MEM_MB_ADD4	98	A4
5,18 MEM_MB_ADD5	97	A5
5,18 MEM_MB_ADD6	96	A6
5,18 MEM_MB_ADD7	95	A7
5,18 MEM_MB_ADD8	94	A8
5,18 MEM_MB_ADD9	93	A9
5,18 MEM_MB_ADD10	92	A10/AP
5,18 MEM_MB_ADD11	91	A11
5,18 MEM_MB_ADD12	90	A12
5,18 MEM_MB_ADD13	89	A13
5,18 MEM_MB_ADD14	88	A14
5,18 MEM_MB_ADD15	87	A15
5,18 MEM_MB_BANK2	107	A16/BA2
5,18 MEM_MB_BANK0	106	BA0
5,18 MEM_MB_BANK1	106	BA1
5 MEM_MB_DATA0	5	DO0
5 MEM_MB_DATA1	7	DO1
5 MEM_MB_DATA2	17	DO2
5 MEM_MB_DATA3	19	DO3
5 MEM_MB_DATA4	4	DO4
5 MEM_MB_DATA5	6	DO5
5 MEM_MB_DATA6	14	DO6
5 MEM_MB_DATA7	16	DO7
5 MEM_MB_DATA8	23	DO8
5 MEM_MB_DATA9	25	DO9
5 MEM_MB_DATA10	35	DO10
5 MEM_MB_DATA11	37	DO11
5 MEM_MB_DATA12	20	DO12
5 MEM_MB_DATA13	22	DO13
5 MEM_MB_DATA14	36	DO14
5 MEM_MB_DATA15	38	DO15
5 MEM_MB_DATA16	43	DO16
5 MEM_MB_DATA17	45	DO17
5 MEM_MB_DATA18	55	DO18
5 MEM_MB_DATA19	57	DO19
5 MEM_MB_DATA20	44	DO20
5 MEM_MB_DATA21	46	DO21
5 MEM_MB_DATA22	58	DO22
5 MEM_MB_DATA23	61	DO23
5 MEM_MB_DATA24	58	DO24
5 MEM_MB_DATA25	63	DO25
5 MEM_MB_DATA26	72	DO26
5 MEM_MB_DATA27	73	DO27
5 MEM_MB_DATA28	75	DO28
5 MEM_MB_DATA29	64	DO29
5 MEM_MB_DATA30	76	DO30
5 MEM_MB_DATA31	76	DO31
5 MEM_MB_DATA32	123	DO32
5 MEM_MB_DATA33	125	DO33
5 MEM_MB_DATA34	135	DO34
5 MEM_MB_DATA35	137	DO35
5 MEM_MB_DATA36	124	DO36
5 MEM_MB_DATA37	126	DO37
5 MEM_MB_DATA38	134	DO38
5 MEM_MB_DATA39	136	DO39
5 MEM_MB_DATA40	141	DO40
5 MEM_MB_DATA41	143	DO41
5 MEM_MB_DATA42	151	DO42
5 MEM_MB_DATA43	153	DO43
5 MEM_MB_DATA44	140	DO44
5 MEM_MB_DATA45	142	DO45
5 MEM_MB_DATA46	152	DO46
5 MEM_MB_DATA47	154	DO47
5 MEM_MB_DATA48	157	DO48
5 MEM_MB_DATA49	158	DO49
5 MEM_MB_DATA50	173	DO50
5 MEM_MB_DATA51	175	DO51
5 MEM_MB_DATA52	158	DO52
5 MEM_MB_DATA53	160	DO53
5 MEM_MB_DATA54	174	DO54
5 MEM_MB_DATA55	176	DO55
5 MEM_MB_DATA56	179	DO56
5 MEM_MB_DATA57	181	DO57
5 MEM_MB_DATA58	189	DO58
5 MEM_MB_DATA59	191	DO59
5 MEM_MB_DATA60	180	DO60
5 MEM_MB_DATA61	182	DO61
5 MEM_MB_DATA62	192	DO62
5 MEM_MB_DATA63	194	DO63
5 MEM_MB_DQS0_N	110	DQS0#
5 MEM_MB_DQS1_N	290	DQS1#
5 MEM_MB_DQS2_N	490	DQS2#
5 MEM_MB_DQS3_N	680	DQS3#
5 MEM_MB_DQS4_N	129	DQS4#
5 MEM_MB_DQS5_N	146	DQS5#
5 MEM_MB_DQS6_N	167	DQS6#
5 MEM_MB_DQS7_N	180	DQS7#
5 MEM_MB_DQS0_P	13	DQS0
5 MEM_MB_DQS1_P	31	DQS1
5 MEM_MB_DQS2_P	51	DQS2
5 MEM_MB_DQS3_P	70	DQS3
5 MEM_MB_DQS4_P	131	DQS4
5 MEM_MB_DQS5_P	148	DQS5
5 MEM_MB_DQS6_P	169	DQS6
5 MEM_MB_DQS7_P	188	DQS7
5,18 MEM_MB_ODT0	114	ODT0
5,18 MEM_MB_ODT1	119	ODT1

NORMAL TYPE

RAS#	108	MEM_MB_RAS# 5,18
WE#	109	MEM_MB_WE# 5,18
CAS#	113	MEM_MB_CAS# 5,18
CS0#	110	MEM_MB_CS#0 5,18
CS1#	115	MEM_MB_CS#1 5,18
CKE0	79	MEM_MB_CKE0 5,18
CKE1	80	MEM_MB_CKE1 5,18
CK0	30	MEM_MB_CLK0_P 5
CK0#	32	MEM_MB_CLK0_N 5
CK1	164	MEM_MB_CLK1_P 5
CK1#	166	MEM_MB_CLK1_N 5
DM0	10	MEM_MB_DM0 5
DM1	26	MEM_MB_DM1 5
DM2	52	MEM_MB_DM2 5
DM3	67	MEM_MB_DM3 5
DM4	130	MEM_MB_DM4 5
DM5	147	MEM_MB_DM5 5
DM6	170	MEM_MB_DM6 5
DM7	185	MEM_MB_DM7 5
SDA	195	SMBD0_SB 3,12,16
SCL	197	SMBCL0_SB 3,12,16
VDDSPD	199	
SA1	198	
SA1	200	
NC#50	50	X
NC#69	69	X
NC#83	83	X
NC#120	120	X
NC#163/TEST	163	X
VDD	81	
VDD	82	
VDD	87	
VDD	88	
VDD	95	
VDD	103	
VDD	104	
VDD	111	
VDD	112	
VDD	117	
VDD	118	
VSS	3	
VSS	8	
VSS	9	
VSS	12	
VSS	15	
VSS	18	
VSS	21	
VSS	24	
VSS	27	
VSS	28	
VSS	33	
VSS	34	
VSS	38	
VSS	40	
VSS	41	
VSS	42	
VSS	47	
VSS	48	
VSS	49	
VSS	53	
VSS	54	
VSS	59	
VSS	60	
VSS	65	
VSS	66	
VSS	71	
VSS	72	
VSS	77	
VSS	78	
VSS	121	
VSS	122	
VSS	127	
VSS	128	
VSS	132	
VSS	133	
VSS	138	
VSS	139	
VSS	144	
VSS	145	
VSS	149	
VSS	150	
VSS	155	
VSS	156	
VSS	161	
VSS	162	
VSS	165	
VSS	70	
VSS	171	
VSS	172	
VSS	177	
VSS	178	
VSS	183	
VSS	184	
VSS	187	
VSS	190	
VSS	193	
VSS	196	
GND	201	
MH2	MH2	



Place C2.2uF and 0.1uF < 500mils from DDR connector

DDR2-200P-22-GP-U3
62.10017.A61

2ND = 62.10017.A51 3RD = 62.10017.G71
HI 9.2mm


1ST change to 62.10017.E21

JV50-TR8

緯創資通		Wistron Corporation	
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title DDR SO-DIMM SKT 2			
Size	Document Number	Rev	
Custom	JV50-TR8	-1	
Date: Monday, October 26, 2009	Sheet 17	of	63


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.



Decoupling Capacitor



Place these Caps near DM1



Place these Caps near DM2







JV50-TR8


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title DDR DAMPING & TERMINATION		
Size A3	Document Number JV50-TR8	Rev -1
Date: Monday, October 26, 2009		Sheet 18 of 63

LCD/INVERTER/CCD CONN



for TR




Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND

-1





Close to connector LCD1









for TR



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title LCD CONN		
Size A3	Document Number JV50-TR8	Rev -1
Date Monday, October 26, 2009	Sheet 19	of 63





R477 : PU & TR-DIS-->0R
 PU & TR-UMA & MUXLESS-->5.1K
 R306 : PU & TR-DIS-->100K
 PU & TR-UMA & MUXLESS-->10K

JV50-TR8



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Connector**


Size	Document Number	Rev
	JV50-TR8	-1

Date: Monday, October 26, 2009 Sheet 21 of 63


SATA Connector




JV50-TR8

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
HDD		
Size	Document Number	Rev
	JV50-TR8	-1
Date: Monday, October 26, 2009		Sheet 22 of 63

SATA ODD Connector



-1




JV50-TR8


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
ODD		
Size	Document Number	Rev
JV50-TR8		-1
Date: Monday, October 26, 2009		Sheet 23 of 63






BLUETOOTH MODULE

1.5A / High Active Voltage 2V




JV50-TR8

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLUETOOTH	
Size	Document Number
	JV50-TR8
Date:	Thursday, November 12, 2009
Sheet	24 of 63
Rev	-1



JV50-TR8

CO-Layout BCM5764 and BCM5784
modify BOM :71.05784.M03



Place PLLVDD/AVDDL
CKT as close to chip as
possible

JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **BCM5784MKMLG**

Size: Custom Document Number: **JV50-TR8** Rev: **-1**

Date: Monday, October 26, 2009 Sheet 26 of 63

71.05784.M03

1ST 84.DCP69.01B
2ND = 84.00069.B1B

82.30020.851
2ND = 82.30020.791

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241

68.00217.241


68.00217.241

68.00217.241


68.00217.241

LAN Connector


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



LAN Connector



DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers








JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **LAN CONN**

Size: A3	Document Number: JV50-TR8	Rev: -1
Date: Monday, October 26, 2009	Sheet 27 of 63	







Internal Speaker




AUD_SPDIF_OUT_1	TE14P-GP	TP164
5V_SPDIF_S0	TE14P-GP	TP158
LINEOUT_JD#	TE14P-GP	TP154
LOUT_R+1	TE14P-GP	TP163
LOUT_L+1	TE14P-GP	TP155
MIC_JD#	TE14P-GP	TP168
AUD_MICIN_R_2	TE14P-GP	TP166
AUD_MICIN_L_2	TE14P-GP	TP165
INT_MIC_1	TE14P-GP	TP4
LINEIN_JD#	TE14P-GP	TP172
LINE_IN_R_CONN1	TE14P-GP	TP171
LINE_IN_L_CONN1	AFTE14P-GP	TP170


LINE OUT




LINE IN



MIC IN



INT MIC




JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			AUDIO JACK		
Size	Document Number		JV50-TR8		Rev
Date:	Monday, October 26, 2009	Sheet	30	of	63

MDC 1.5 CONN




JV50-TR8

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MDC			
Size	Document Number	Rev	
	JV50-TR8	-1	
Date: Monday, October 26, 2009 Sheet 31 of 63			



5 IN 1 CARD-READER (SD/MMC/MS/MS PRO/XD)



JV50-TR8



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARDREADER- RTS5159**


Size	Document Number	Rev
	JV50-TR8	-1

Date: Monday, October 26, 2009 Sheet 32 of 63


Mini Card Connector(WLAN)




Place near MINI2



Mini Card Connector(Robson2 and 3G)




Place near MINI1




JV50-TR8

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MINI CARD			
Title	Document Number		Rev
	JV50-TR8		-1
Date: Monday, October 26, 2009	Sheet	33 of	63



NEWCARD Connector



Place them Near to Chip








Place them Near to Connector






JV50-TR8


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NEW CARD			
Size	Document Number		Rev
	JV50-TR8		-1
Date:	Monday, October 26, 2009	Sheet	34 of 63



DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Place near chip as close as possible






Internal KeyBoard Connector


PlanarID (1,0)
SA: 0,0

-1	0,1
1	1,0
2	1,1

For TR8
For TR



Prevent BIOS data loss solution
-1_20091026



84.T3906.A11
2ND = 84.03906.F11

84.T3906.A11
2ND = 84.03906.F11

83.R0304.B8H
2ND = 83.R2002.B8E


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

KBC WPC775

File: _____
Size: A3 Document Number: _____
Date: Wednesday, November 11, 2009 Sheet 36 of 63

JV50-TR8


Rev: -1



-1_20091026
Put it near Keyboard connector

16M Bits
SPI FLASH ROM
GOLDEN FINGER FOR DEBUG BOARD



11,36 LPC_LAD[0..3] <<>> LPC_LAD[0..3]




JV50-TR8

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size	Document Number	Rev	
A3	JV50-TR8	-1	
Date:	Wednesday, November 11, 2009	Sheet	37 of 63


TOUCH PAD




Finger printer




JV50-TR8


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Touch PAD/Finger printer		
Size	Document Number	Rev
A3	JV50-TR8	-1
Date: Monday, October 26, 2009	Sheet 38 of 63	




Power Button




Beckup Button







WIRELESS Button




BT/3G Button



Cover Up Switch




T/P lock Button





緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
SWITCH		
Size	Document Number	Rev
A3	JV50-TR8	-1
Date:	Monday, October 26, 2009	Sheet 40 of 63





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LED			
Title	Document Number		Rev
A3	JV50-TR8		-1
Date: Monday, October 26, 2009	Sheet	41 of	63




-1_20091026

P/H @ 1D8V_S3 PAGE




JV50-TR8


Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
POWER ON LOGIC		
Size A3	Document Number JV50-TR8	Rev -1
Date: Wednesday, November 11, 2009 Sheet 42 of 63		




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8205A)




DCDC 1D2V(TPS51124)




DCDC 1D8V(RT8209B)




DCDC 1D1V(TPS51124)




1D2V LDO G9161




0D9V LDO RT9026




CHARGER MAX8731



2D5V LDO R9161




1D5V LDO G9571




JV50-TR8



Aux Power 3D3V_AUX_S5



Run Power








For Madison 1D8V_VGA




JV50-TR8


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RUN AND AUX POWER	
Size A3	Document Number JV50-TR8
Date Wednesday, November 11, 2009	Rev -1
Sheet 44 of 63	









79.10712.L02
2ND = 79.10712.6JL



79.10712.L02
2ND = 79.10712.6JL

$$V_{trip}(mV) = R_{trip}(Kohm) * I_{0}(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$$




I_{omax}=8A

V_{o(cal)}=1.1060V

79.3971V.6AL
2ND = 77.93971.02L

Close to VFB Pin (pin5)



1D2V I_{omax}=5A
OCP>10A

79.3971V.6AL
2ND = 77.93971.02L

2009/03/27 WAYNE
C682 change to 1u10v for ESL

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

V_{out}=0.758V*(R1+R2)/R2 --> PWM mode
V_{out}=0.764V*(R1+R2)/R2 --> Skip Mode

JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51124 1D1V 1D2V**

Size: A3 Document Number: **JV50-TR8** Rev: **-1**

Date: Monday, October 26, 2009 Sheet 47 of 63

G957


1D5V_S0
Iomax=1A



For MINI Card.NEW Card power SW

G9161


1D2V_S5
Iomax=400mA



Place near to SB710


RT9161A

2D5V
Iomax=0.2A




Place near to CPU

Madison / M96



Now set to 1V for Madison

VO	R421	P/N
1D1V	11K5	64.11525.6DL
1V	8K2	64.82015.6DL




$$Vo = 0.8 * (1 + (R1/R2))$$


-1_20091019

JV50-TR8


Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	LDO 2D5V/1D5V/1D2V S5/1V VGA
Size A3	Document Number
Date: Wednesday, November 11, 2009	Sheet 49 of 63
	Rev JV50-TR8 -1






Adaptor in to generate DCBATOUT



BATTERY CONNECTOR





JV50-TR8


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size	Document Number	Rev
	JV50-TR8	-1

Date: Monday, October 26, 2009 Sheet 52 of 63

RT8209E for VGA



12,34,35,36,42,44,49,54 PM_SLP_S3# >>>

-1_20091021

-1_20091021

79.33719.L01

-1_20091019

M92 XT			
R1295	37.4K	R1297	30K
VGA_CORE	1.20V		

30k (64.30025.6DL)
73.2k (64.73225.6DL)
37.4k (64.37425.6DL)

	Madison Pro	Park XT	M96 Pro
R1297	73.2K	36.5K	30K
VGA_CORE	1.00V	1.12V	1.15V




	Madison Pro	Park XT	M96 Pro	M92-XT
PWRCNTL_0				
0	1.00V	1.12V	1.15V	1.20V
1	0.90V	0.90V	0.90V	0.95V

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8209E VGA CORE**

Size A3 Document Number **JV50-TR8** Rev -1

Date: Thursday, November 12, 2009 Sheet 53 of 63



JV50-TR8




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
G9731 1D5V VRAM POWER

Size A3	Document Number JV50-TR8	Rev -1
Date: Wednesday, November 11, 2009		Sheet 54 of 63

8 PEG_TXP[15..0] << PEG_TXP[15..0]
 8 PEG_TXN[15..0] << PEG_TXN[15..0]

8 PEG_RXP[15..0] << PEG_RXP[15..0]
 8 PEG_RXN[15..0] << PEG_RXN[15..0]



PCI EXPRESS INTERFACE


DIS / UMA

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Madison PCIE**

Size: A3	Document Number: JV71-TR	Rev: -1
Date: Monday, October 26, 2009	Sheet: 55	of: 63

Layout notice:
It should be placed near HDMI connector



DVPDATA [3:2:1:0] for VRAM type selection H/W strap
Should provide VRAM Table for VBios request


DVPDATA [3:0]
0100 1GB GDDR3 Hynix-H5TQ1G63BFR-12C (800MHz)
1000 1GB GDDR3 Samsung-K4W1G1646E-HC12 (800MHz)
1100 1GB GDDR3 ATI (800MHz)


It's strap for GDDR3-136ball
Need to Clarify

Back Bias (body bias) which minimizes power consumption in battery modes.
PD = Disable
PU = Enable


VREFG VOLTAGE DIVIDER IS
(VREFG = VDDR4,5(1.8V) / 3 = 0.6V)

For Thermal sensor
GPU DPLUS
GPU DMINUS





71.MDSON.M01



71.MDSON.M01

VSS_MECH1	1	TP240
VSS_MECH2	1	TP241
VSS_MECH3	1	TP242

2009/05/16 SB Add

DIS / UMA


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: **DP POWER_GND**

Rev: **1**

Doc Number: **JV71-TR**

Date: Monday, October 06, 2009 Sheet: 55 of 53



For M92-XT R1241, R1243
R435, R436 change to 100R

Designator	For M96-M2	For Manhattan	M92-XT
R_MEM_1	R628	4.7K	DY
R_MEM_2	R1230	0R	680R
R_MEM_3	R1269	4.7K	10K
C_MEM	C961	1nF	68pF
			220pF

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCI FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIe GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	0
ROMSO	GPIO8	BF_CLK_PM_EN Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
PWRCTRL_[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	0
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERIC		0

HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.

STRAPS	PIN	DESCRIPTION
GPIO	DVPPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNC, GENERIC

FULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

GPIO_28_TDO, GPIO21_BB_EN

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST Microelectronics	M25P05A 0100
256MB	x001		M25P10A 0101
64MB	x010		M25P20 0101
32MB	x		M25P40 0101
512MB	x	Chinglis (formerly PMC)	M25P80 0101
1GB	x		
2GB	x		Pm25LV512A 0100
4GB	x		Pm25LV010A 0101

DIS/UMA

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


Madison Memory / Straps

File: **JV71-TR** Rev: **1**

Doc Number: **JV71-TR**

Date: **Wednesday, November 11, 2009** Sheet: **59** of **63**

GDDR3



DIS
72.41164.H0U
2ND = 72.51G63.C0U

SAMSUNG 1ST=72.41164.H0U
HYUNIX 2ND=72.51G63.C0U

DIS
72.41164.H0U
2ND = 72.51G63.C0U


JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **M92 DDR3 B0**

Size: A3	Document Number: JV50-TR8	Rev: -1
Date: Monday, October 26, 2009	Sheet: 60 of 63	


GDDR3



DIS
72.41164.H0U
2ND = 72.51G63.C0U

SAMSUNG 1ST=72.41164.H0U
HYUNIX 2ND=72.51G63.C0U

DIS
72.41164.H0U
2ND = 72.51G63.C0U



JV50-TR8


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **M92 DDR3 B1**


Size: A3 Document Number: **JV50-TR8** Rev: **-1**

Date: Monday, October 26, 2009 Sheet: 61 of 63

GDDR3




Madison-M96





Madison-M96

72.41164.H0U
2ND = 72.51G63.C0U



72.41164.H0U
2ND = 72.51G63.C0U



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


M92 DDR3 A0

Document Number: **JV50-TR8**

Date: Monday, October 26, 2009

Rev: **-1**

GDDR3



Madison-M96

72.41164.H0U
2ND = 72.51G63.C0U
Madison-M96

