


JV10-CS Block Diagram

Project code: 91.4GS01.001


PCB P/N : 48.4GS01.0SA

REVISION : 09918-1



SYSTEM DC/DC RT8223	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 42
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 43
SYSTEM DC/DC RT8209B	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 44
SYSTEM DC/DC RT9026	
INPUTS	OUTPUTS
5V_S5	DDR_VREF_S3 43
CPU DC/DC TPS51611	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 41
INTERMIL CHARGER ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 45

PCB STACKUP



JV10 CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3	Document Number	Rev -1
Date: Friday, January 22, 2010	Sheet 1 of 50	

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	LAN
LANE2	MiniCard1


USB Table

Pair	Device
0	USB3
1	USB2
2	NC
3	MINICARD1
4	WECAM
5	NC
6	NC
7	NC
8	NC
9	USB1(HS)
10	NC
11	Blue Tooth
12	MINIC2
13	Cardreader

Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

Power Sequence



JV10 CS



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size A3	Document Number JV10-CS	Rev -1
Date: Friday, January 22, 2010	Sheet 2 of 50	



DMI

Intel (R) FDI

PCI EXPRESS -- GRAPHICS





CPU1A

1 OF 10

AUBURNDALE-1-GP-U3-NF

JV10 CS

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU SFF 1 of 8(DMI/FDI/PEG)	
Size A4	Document Number JV10-CS
Rev -1	
Date: Friday, January 22, 2010	
Sheet 4 of 50	



JV10 CS

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU SFF 2 of 8(CLK/Thermal)**

Size	Document Number	Rev
Custom	JV10-CS	-1

Date: Friday, January 22, 2010 Sheet 5 of 50


check list
 1-k? pull-up to VTT and 1-k? pull-down to GND for POC.
 1D05V_VTT

SAM JV50 JV70 接到 CPU Core PSI#



Please note that the VTT Rail Values are Auburndale
 VTT=1.05V; Clarksfield
 VTT=1.1V

JV10 CS

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU SFF 4 of 8(POWER/VTT)	
Size Custom	Document Number JV10-CS
Date: Friday, January 22, 2010	Rev -1
Sheet 7 of 50	

CPU1E

5 OF 10

- CFG0 AL4
- CFG1 AM2
- CFG2 AK1
- CFG3 AK2
- CFG4 AK4
- CFG5 AJ2
- CFG6 AT2
- CFG7 AG7
- CFG8 AF4
- CFG9 AG2
- CFG10 AH1
- CFG11 AC2
- CFG12 AC4
- CFG13 AE2
- CFG14 AD1
- CFG15 AF8
- CFG16 AF6
- CFG17 AB7

- RSVD#W66 W66
- RSVD#W64 W64
- RSVD#AC69 AC69
- RSVD#AC71 AC71
- RSVD#AA71 AA71
- RSVD#AA69 AA69
- RSVD#R66 R66
- RSVD#R64 R64
- RSVD_NCTF#BT5 BT5
- RSDV_NCTF#BR5 BR5
- RSDV_NCTF#BV6 BV6
- RSDV_NCTF#BV8 BV8
- RSVD#AV69 AV69
- RSVD#AK71 AK71
- RSVD#AN69 AN69
- RSVD#AP66 AP66
- RSVD#AH66 AH66
- RSVD#AK66 AK66
- RSVD#AR71 AR71
- RSVD#AM66 AM66
- RSVD#AK69 AK69
- RSVD#AU71 AU71
- RSVD#AT70 AT70
- RSVD#AR69 AR69
- RSVD#AU69 AU69
- RSVD#AT67 AT67

RESERVED



- RSVD_TP0 AU1
- RSVD#T4 T4
- RSVD#T2 T2
- RSVD#U1 U1
- RSVD#V2 V2
- RSVD#AV71 AV71
- RSVD#AW70 AW70
- RSVD#AY69 AY69
- RSVD#BB69 BB69
- RSVD#D8 D8
- RSVD#B7 B7
- RSVD#A10 A10
- RSVD#B9 B9
- RSVD_NCTF#C5 C5
- RSVD_NCTF#A6 A6
- RSVD_NCTF#E3 E3
- RSVD_NCTF#F1 F1

NCTF TEST PIN:
 A5, A68, A69, A71, C3, C71, E1, E71, BR1, BR71,
 BT1, BT71, BV1, BV3, BV5, BV68, BV69, BV71

- NCTF_DC_TEST#BV71 BV71
- NCTF_DC_TEST#BV69 BV69
- NCTF_DC_TEST#BV68 BV68
- NCTF_DC_TEST#BV5 BV5
- NCTF_DC_TEST#BV3 BV3
- NCTF_DC_TEST#BV1 BV1
- NCTF_DC_TEST#BT71 BT71
- DC_TEST_BT69 BT69
- DC_TEST_BT3 BT3
- NCTF_DC_TEST#BT1 BT1
- NCTF_DC_TEST#BR71 BR71
- NCTF_DC_TEST#BR1 BR1
- NCTF_DC_TEST#E71 E71
- NCTF_DC_TEST#E1 E1
- NCTF_DC_TEST#C71 C71
- DC_TEST_C69 C69
- NCTF_DC_TEST#C3 C3
- NCTF_DC_TEST#A71 A71
- NCTF_DC_TEST#A69 A69
- NCTF_DC_TEST#A68 A68
- NCTF_DC_TEST#A5 A5

- TP27 Do Not Stuff
- TP20 Do Not Stuff
- TP21 Do Not Stuff
- TP26 Do Not Stuff


AUBURNDALE-1-GP-U3-NF



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

JV10 CS

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU SFF 7 of 8(RESERVED)	
Size A4	Document Number JV10-CS
Date: Friday, January 22, 2010	Rev -1
Sheet 10 of 50	

BU62	VSS	AY24
BU58	VSS	AY21
BU55	VSS	AY19
BU51	VSS	AY17
BU48	VSS	AY15
BU44	VSS	AY14
BU37	VSS	AY12
BU32	VSS	AY8
BU25	VSS	AY4
BU21	VSS	AW67
BU18	VSS	AW62
BU14	VSS	AW59
BU11	VSS	AW55
BU7	VSS	AW51
BP42	VSS	AW48
BN64	VSS	AW44
BN6	VSS	AW41
BM70	VSS	AW37
BM51	VSS	AV9
BM44	VSS	AV1
BM32	VSS	AU70
BM24	VSS	AU62
BM17	VSS	AU57
BL57	VSS	AU53
BL55	VSS	AU50
BL48	VSS	AU46
BL40	VSS	AU42
BL28	VSS	AU39
BL20	VSS	AU35
BK63	VSS	AU33
BK60	VSS	AU32
BK53	VSS	AU30
BK34	VSS	AU28
BK10	VSS	AD57
BJ64	VSS	AD53
BJ21	VSS	AD50
BJ9	VSS	AD46
BJ1	VSS	AD42
BH70	VSS	AD4
BH57	VSS	AC67
BH55	VSS	AC64
BH47	VSS	AC10
BH24	VSS	AC5
BH20	VSS	AC1
BH15	VSS	AB70
BG51	VSS	AB62
BG36	VSS	AB57
BE62	VSS	AB53
BE30	VSS	AB50
BE13	VSS	AB46
BF8	VSS	AB42
BE70	VSS	AB39
BE65	VSS	AB37
BE9	VSS	AB36
BE1	VSS	AB33
BD57	VSS	AB32
BD53	VSS	AB30
BD50	VSS	AB28
BD46	VSS	AB26
BD42	VSS	AB24
BD39	VSS	AB23
BD14	VSS	AB21
BB71	VSS	AB19
BB62	VSS	AB17
BB57	VSS	AB15
BB53	VSS	AB14
BB50	VSS	AB9
BB46	VSS	AA66
BB42	VSS	AA64
BB39	VSS	AA62
BB7	VSS	AA57
BB1	VSS	AA53
BA70	VSS	AA50
AY71	VSS	AA46
AY66	VSS	AA42
AY62	VSS	AA39
AY59	VSS	AA37
AY55	VSS	AA35
AY51	VSS	AA33
AY48	VSS	AA32
AR42	VSS	AA30
AR39	VSS	AA28
AR35	VSS	AA26
AR33	VSS	AA24
AR32	VSS	AA23
AR30	VSS	AA21
AR28	VSS	AA19
AR26	VSS	AH62
AR24	VSS	F4
AR23	VSS	F20
AR21	VSS	F4
AR19	VSS	E37
AR17	VSS	E33
AR15	VSS	E30
AR14	VSS	E16
AR4	VSS	E12
AR1	VSS	D41
AP70	VSS	D38
AP64	VSS	D34
AN62	VSS	D31
AN55	VSS	BN1
AY44	VSS	BL71
AY41	VSS	D27
AY37	VSS	D24
AY35	VSS	D20
AY33	VSS	D17
AY32	VSS	D13
AY30	VSS	D10
AY28	VSS	D6
AY26	VSS	D6
	VSS	B65
	VSS	AG4
	VSS	E5
	VSS	C68

VSS



AH53	VSS	A40
AH51	VSS	A36
AH50	VSS	A33
AH48	VSS	A29
AH46	VSS	A26
AH44	VSS	A22
AH42	VSS	A19
AH41	VSS	A15
AH39	VSS	A12
AH37	VSS	A8
AH35	VSS	B62
AH33	VSS	B58
AH32	VSS	B55
AH30	VSS	B51
AH28	VSS	B48
AH26	VSS	B44
AH24	VSS	A59
AH23	VSS	A55
AH21	VSS	A52
AH19	VSS	A48
AH17	VSS	A45
AH15	VSS	AA17
AH4	VSS	AA15
AG64	VSS	AA14
AG9	VSS	AA4
AG6	VSS	W69
AF69	VSS	W62
AF62	VSS	W57
AF1	VSS	W53
AE70	VSS	W50
AE64	VSS	W46
AD62	VSS	W42
AD57	VSS	W6
AD53	VSS	W1
AD50	VSS	V70
AD46	VSS	U64
AD42	VSS	U62
AD4	VSS	U57
AC67	VSS	U53
AC64	VSS	U50
AC10	VSS	U46
AC5	VSS	U42
AC1	VSS	U39
AB70	VSS	U9
AB62	VSS	U4
AB57	VSS	T1
AB53	VSS	R70
AB50	VSS	R62
AB46	VSS	R57
AB42	VSS	R53
AB39	VSS	R50
AB37	VSS	R46
AB36	VSS	R42
AB33	VSS	R5
AB32	VSS	P4
AB30	VSS	N63
AB28	VSS	N57
AB26	VSS	N53
AB24	VSS	N50
AB23	VSS	N46
AB21	VSS	N30
AB19	VSS	N21
AB17	VSS	N15
AB15	VSS	M53
AB14	VSS	M42
AB9	VSS	M36
AA66	VSS	M1
AA64	VSS	L70
AA62	VSS	L57
AA57	VSS	L48
AA53	VSS	L47
AA50	VSS	L13
AA46	VSS	K64
AA42	VSS	K53
AA39	VSS	K43
AA37	VSS	K36
AA35	VSS	K34
AA33	VSS	K32
AA28	VSS	K25
AA30	VSS	K17
AA28	VSS	K11
AA26	VSS	K6
AA24	VSS	K4
AA23	VSS	J65
AA21	VSS	J57
AA19	VSS	J48
F20	VSS	J47
F4	VSS	J40
E37	VSS	J9
E33	VSS	H53
E30	VSS	H43
E16	VSS	H36
E12	VSS	H1
D41	VSS	G70
D38	VSS	G57
D34	VSS	G53
D31	VSS	G48
BN1	VSS	G47
BL71	VSS	G43
D27	VSS	G30
D24	VSS	G24
D20	VSS	G20
D17	VSS	G15
D13	VSS	F61
D10	VSS	F48
D6	VSS	F47
D6	VSS	F28
B65	VSS	
AG4	VSS	
E5	VSS	
C68	VSS	






VSS




JV10 CS

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		CPU SFF 8 of 8(VSS)	
Size A3	Document Number	JV10-CS	
			Rev -1
Date: Friday, January 22, 2010		Sheet 11	of 50

Integrated VccSus1_05,VccSus1_5,VccCl1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable




If reserve 1.5/1.8V option for VCCVRM. Not Power plan change only.
Please refer figure2.HDA_SYNC will be strap to define VCCVRM is 1.5 or 1.8V source.
Means need have Pull high/low resistor to option,
P/H voltage base on HAD Link is 1.5V or 3.3V(Figure 3).




When unused all JTAG pins may be NC

-1





SPI_CS#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"

RTC CONN



23.25218.001
Pin define 要換,確認 connector part number




JV10 CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH 1 of 9(SATA/RTC/HDA)**




Size A3 Document Number **JV10-CS** Rev **-1**

Date: Friday, January 22, 2010 Sheet 12 of 50









PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.

PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).



check list
 100-mHz differential clock from PCH to processor.
 Connect to PEG_CLK#/PEG_CLK pins of the processor
 沒電阻




SB Hosonic 改12P
ITTI C349 12P,C350 15P

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title **PCH 2 of 9(PCIE/CLK/SMB)**

Size A3 Document Number **JV10-CS** Rev **-1**


Date: Friday, January 22, 2010 Sheet 13 of 50




Delete PM_PWRBTN# pull high



**Add RTC Data lose function
DY D2**







All_PWRGD modify 51123_PGOOD from 3V/5V power




JV10 CS

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title PCH 3 of 9(DMI/FDI)</p>		
Size Custom	Document Number JV10-CS	Rev -1
Date: Friday, January 22, 2010	Sheet 14	of 50

Panel backlight enable control for LVDS -
used to gate power into the backlight circuit



Digital Display Interface







JV10 CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH 4 of 9(LVDS/CRT/DP)**


Size Custom Document Number **JV10-CS** Rev **-1**

Date: Friday, January 22, 2010 Sheet 15 of 50





These pins are left as NC, because the function is disable.

These pins are left as NC, because the function is disable.



USB Table

Pair	Device
0	USB3
1	USB2
2	NC
3	MINICARD1
4	WECAM
5	NC
6	NC
7	NC
8	3G
9	USB1(HS)
10	NC
11	Blue Tooth
12	MINIC2(3G)
13	Cardreader






JV10 CS
緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
 Title: **PCH 5 of 9(PCI/USB)**
 Size A3 Document Number **JV10-CS** Rev **-1**
 Date: Friday, January 22, 2010 Sheet 16 of 50




GPIO8 has a weak[20K] internal pull up.
No need to have external pull down/up.
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



PASSWORD CLEAR






JV10 CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH 6 of 9(GPIO/RSVD)

Size A3 Document Number JV10-CS Rev -1



Date: Friday, January 22, 2010 Sheet 17 of 50



VCCPNAND which power the DC NAND interface must be powered even if dual channel NAND interface is not connected since it also supplies power to other functions inside PCH.


JV10 CS

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PCH 7 of 9(PWR/VCORE/LVDS)			
Size	Document Number	JV10-CS	
Custom			Rev -1
Date:	Friday, January 22, 2010	Sheet	18 of 50




JV10 CS

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PCH 9 of 9(VSS)	
Size A3	Document Number JV10-CS
Date: Friday, January 22, 2010	Sheet 20 of 50
Rev -1	




Note:
 If SA0 DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30


 If SA0 DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Layout Note : Near Pin 126



Layout Note : Near Pin 1




Layout Note:
 Place these Caps near
 SO-DIMMA.


JV10 CS

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.



Title		DDR3 SODIMM1	
Size	Document Number	JV10-CS	
Custom		Rev	-1
Date:	Friday, January 22, 2010	Sheet	21 of 50



Layout Note : Near Pin 1



Layout Note : Near Pin 126




DDR3-204P-41-GP-U
62.10017.N41
3nd = 62.10017.P41
H = 5.2mm

JV10 CS


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

DDR3 SODIMM2


File	Document Number		Rev
Size	JV10-CS		-1
Custom			
Date	Friday, January 22, 2010	Sheet 22 of	50



SWAP Pin define





-1 place near LVDS Conn.





CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	NC

D MIC Pin	
Pin	Symbol
1	DMIC_DAT
2	3D3V_S0_DMIC
3	DMIC_CLK
4	GND




For Digital Mic Power



JV10 CS


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD CCD CONN	
Size Custom	Document Number JV10-CS
Rev -1	




Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift



CRT I/F & CONNECTOR



DDC_CLK & DATA level shift



JV10 CS





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT conn	
Size	Document Number	JV10-CS	
A3		Rev	-1
Date:	Friday, January 22, 2010	Sheet	24 of 50

HDMI CONNECTOR

HDMI1
SKT-HDMI19P-20-GP-U
22.10296.051

- Pin 1 TMDS Data2+
- Pin 2 TMDS Data2- Shield
- Pin 3 TMDS Data2-
- Pin 4 TMDS Data1+
- Pin 5 TMDS Data1- Shield
- Pin 6 TMDS Data1-
- Pin 7 TMDS Data0+
- Pin 8 TMDS Data0- Shield
- Pin 9 TMDS Data0-
- Pin 10 TMDS Clock+
- Pin 11 TMDS Clock- Shield
- Pin 12 TMDS Clock-
- Pin 13 CEC
- Pin 14 Reserved (N.C. on device)
- Pin 15 SCL
- Pin 16 SDA
- Pin 17 DDC/CEC Ground
- Pin 18 +5 V Power (max 50 mA)
- Pin 19 Hot Plug Detect




JV10 CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **HDMI conn**



Size Custom	Document Number JV10-CS	Rev -1
Date: Friday, January 22, 2010	Sheet 25 of 50	

For T8 thermal diode




C298 & C295 CLOSE to G795


For System thermal diode



Default PWM Control




T8=90C
 $THERM_SET = [(Tset-72) \times 0.02 + 0.34] \times VCC$



CPU FAN Connector

PWM FAN LINEAR FAN


PIN1	PWM	PIN1	NC
PIN2	GND	PIN2	GND
PIN3	FG	PIN3	FG
PIN4	VCC	PIN4	VCC




JV10 CS

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal/Fan Conn	
Title	Thermal/Fan Conn
Size	JV10-CS
Document Number	JV10-CS
Date	Friday, January 22, 2010
Sheet	26 of 50
Rev	-1

Power Button



Power Button LED (BLUE/ORANGE)




To USB C1 Connector

38 STDBY_LED#_R <<<<
38 FRONT_PWRLED#_R <<<<

From KBC

Delete ALL LED OFF
ALL LED OFF GPIO14 change WLAN_LED
WLAN_LED GPIO81 change WLAN_TEST_LED

From module




By Module (LED Flash)
WLAN_LED_OFF# High


LED Always On
WLAN_LED_OFF# Low
WLAN_TEST_LED High

Factory test use
WLAN_TEST_LED High


HDD LED (BLUE)




CAP LED (BLUE)




NUM LED (BLUE)



From module




for factory test




JV10 CS

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File LED	
Size	Document Number JV10-CS
Custom	Rev -1
Date: Friday, January 22, 2010	Sheet 27 of 50




SATA Connector




JV10 CS

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <i>HDD</i>		
Size A4	Document Number JV10-CS	Rev -1
Date: Friday, January 22, 2010		Sheet 28 of 50

USB MODULE






JV10 CS

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
USB Port		
Size A4	Document Number JV10-CS	Rev -1
Date: Friday, January 22, 2010		Sheet 29 of 50


1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

GIGA Lan Transformer





JV10 CS

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN Connector			
Size A3	Document Number JV10-CS	Rev -1	
Date: Friday, January 22, 2010	Sheet 32	of 50	




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Audio ALC271X	
Size Custom	Document Number JV10-CS
Date: Friday, January 22, 2010	Rev -1
Sheet 34	of 50


LINE OUT




Active Low



MIC IN




Internal Speaker




JV10 CS


緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Audio Jack/Mic In/ SPKR	
Size A3	Document Number JV10-CS
Date: Friday, January 22, 2010	Rev -1
Sheet 35	of 50



GOLDEN FINGER FOR DEBUG BOARD





System BIOS Flash ROM 4MB



JV10 CS

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		BIOS	
Size Custom	Document Number	JV10-CS	
Date: Friday, January 22, 2010	Sheet 37 of 50	Rev	-1


BLUETOOTH Connector




TOUCH PAD Connector

-1 Pin SWAP

Change 抽屜上接觸 異面




Cover Up Switch



-1 Change 抽屜上接觸


USB Connector



JV10 CS

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CONNECTOR			
Size A4	Document Number JV10-CS		Rev -1
Date	Friday, January 22, 2010	Sheet	38 of 50

Run Power



Check 阻值

JV10 CS


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **RUN and AUX POWER**


Size A4 Document Number **JV10-CS** Rev **-1**

Date: Friday, January 22, 2010 Sheet 39 of 50


TPS51611 VCC_CORE




RT8223 5V/3D3V_S5




RT9026 DDR_VREF_S3




RT9025 1D8V_S0




RT8209E 1D5V_S3




Charger ISL88731A




Adapter



RT8209B 1D05V




JV10 CS




DDR_VREF_S3 RT9026 for DDR_VREF_S3_1

Iomax=1.2A
OCP>1.8A

SB RT9025 for 1D8V_S0 change solution



CPU, PCH 1.05V_S0




From 1.5V_S3
 41,43 ALL_PWRGD >>> SB
 14,23,26,36,39,43 PM_SLP_S3# >>> 1 DY


To KBC
 VTT_PWRGD 36
 +VCCP_PWR

Freq=360KHz

$$V_{out} = 0.75 * (1 + R1/R2)$$


Id=15A
 Qg=15-21nC,
 Rdson=5.2-6.9mohm






change B Version

For EE Debug




AC_IN# to KBC




C284, C285, C293, C294 change 4.7U

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ISL88731A CHARGER	
Title JV10-CS	Rev -1
Size Document Number	Date: Friday, January 22, 2010
Sheet 45 of 50	Date: Friday, January 22, 2010

MB HOLE




SPRING




MINI CARD BOSS

(BTN Side)

HALF MINI CARD




FULL MINI CARD




CPU PCH BOSS


(BTN Side)




For RF power point Page 26




For RF power point Page 12




For RF power point Page 4




For RF power point Page 17



For RF power point Page 13



EMI



EC54, EC55, EC59, EC60, EC61, EC63

JV10 CS


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**


Size: Document Number: **JV10-CS** Rev: -1

Date: Friday, January 22, 2010 Sheet: 48 of 50


PCH SMBus Block Diagram



KBC SMBus Block Diagram



Check test point



JV10 CS

SJM80 Schematic EC Tracking Record LAB 0325 , 2009
EC #/ Page / Description / Part Affected

- EC SB11/04 add Intel support POC Function(power on current).*
- EC SB11/04 SWAP Touch Pad Pin define*
- EC SB11/04 R230 add 1K*
- EC SB11/04 change LOUT1 part number*
- EC SB11/11 SWAP Digital Mic DATA/CLK Pin define*
- EC SB11/11 Delete 3G_BTN#,Wireless_BTN#, function*
- EC SB11/11 add Cover switch to MB*
- EC SB11/11 add RN72 22ohm for Mic in*
- EC SB11/16 change U40 1D8V_S0 power solution*
- EC SB11/19 modify all LED off Function*
- EC SB11/19 change HDD Connector Type*
- EC SB11/19 Close Powert team Gap*
- EC PD 01/11 modify keyborad connector KB1*
- EC PD 01/11 modify USB Touch pad connector TPCN1 USBCN1*
- EC PD 01/11 add 3G module LED Function*
- EC PD 01/11 EMI add EC54, EC55, EC59, EC60, EC61, EC63, C37*
- EC PD 01/11 TPCN1 SWAP Pin define*

JV10 CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Modify History		
Size A3	Document Number JV10-CS	Rev -1
Date: Friday, January 22, 2010	Sheet 50	of 50