




JM70-PU (AS 17") Block Diagram

Project code: 91.4CE01.001
 PCB P/N : 48.4CE01.0SC
 REVISION : 08255-SC




SYSTEM DC/DC TPS51125 49	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (7A)
	3D3V_S5 (7A)
SYSTEM DC/DC TPS51124 50	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (8A)
	1D2V_S0 (5A)
SYSTEM DC/DC TPS51117 52	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 (10A)
RT9026PFP 51	
1D8V_S3	DDR_VREF_S3
	0D9V_S3 (1A)
RT9166 51	
3D3V_S0	2D5V_S0 (300mA)
G957 51	
3D3V_S0	1D5V_S0 (1A)
G9161 (UMA) 51	
3D3V_S5	1D2V_S5 (400mA)
G9131 (DIS) 51	
3D3V_S5	1D2V_S5 (300mA)
CHARGER MAX8731A 53	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR
	1.8V 6.0A
	UP+5V
	5V 100mA
CPU DC/DC ISL6265HR 48	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0
	0~1.55V 18A
	VCC_CORE_S0_1
	0~1.55V 18A
	VDDNB
	0~1.55V 18A




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
HISTORY		
Size	Document Number	Rev
A3	JM70-PU	-2
Date: Monday, March 02, 2009	Sheet 2	of 56



State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Min	2	1.125 V
S0.C0.P2	CPU COF	1	1500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P3	CPU COF	1	1300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P4	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P6	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P7	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V




62-10055-111
ZND = 62.10055.251
090109 SC
SKT-BGA638H176




SKT-CPU638P-GP-U2

62.10055.111
2ND = 62.10055.251 090109 SC


VCC_CORE_S0_0 090206 -1 36A for VDD0&VDD1 PU_CPU1E



VDDNB 3A for VDDNB




1D8V_S3 Bottom Side Decoupling



62.10055.111
2ND = 62.10055.251
090109 SC


090206 -1

Bottom Side Decoupling



090206 -1 3A for VDDIO


Place near to CPU 1D8V_S3



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU_Power_(4/4)		
Size A4	Document Number JM70-PU	Rev -2
Date Monday, March 02, 2009	Sheet 7	of 56



STRAP_DEBUG_BUS_GPIO_ENABLEB
 Enables the Test Debug Bus using GPIO. (PIN: RS780M--> VSYNC#)
 * 1 : Disable 0 : Enable

RS780: Enables Side port memory (RS780 use HSYNC#)
 * 1 : Disable 0 : Enable

SUS_STAT#
 Selects Loading of STRAPS from EEPROM
 * 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected,
 or use default values if not connected







	GPIO MODE	
STRP_DATA	* 1	0
VCC_NB	1.0V	1.1V

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS780M_LVDS&CRT_(2/4)**

Size A3	Document Number JM70-PU	Rev -2
Date: Friday, March 06, 2009	Sheet 9 of 56	







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS780M_Side Port&PWR&GND(3/3)**

Size: A3 Document Number: **JM70-PU** Rev: -2

Date: Monday, March 02, 2009 Sheet 10 of 56




POWER EXPRESS SUPPORT
 PE_GPIO0 MXM RESET H: Enable
 PE_GPIO1 MXM POWER ENABLE H: Enable
 PE_GPIO2 MODE SWITCH
 TMD5_HPD0 MXM HOT PLUG

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB700_PCIE&PCI (1/5)**

Size A3	Document Number JM70-PU	Rev -2
Date: Friday, March 06, 2009	Sheet 11	of 56



USB	
Pair	Device
11	Card reader
10	WEBCAM
9	MINIC2 TV
8	USBBCN1
7	USBBCN1
6	ESATA
5	Bluetooth
4	NC
3	FingerPrint
2	NEW1
1	MINIC1
0	USB1 CN

OC4#
OC0#





<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB700_USB&GPIO_(2/5)**

Size: A3	Document Number: JM70-PU	Rev: -2
Date: Friday, March 06, 2009	Sheet: 12	of 56

PLACE SATA AC DECOUPLING CAPS CLOSE TO SB700






緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ATI-SB700 POWER&GND (4/5)

Title		Rev
ATI-SB700 POWER&GND (4/5)		-2
Size	Document Number	
A3	JM70-PU	
Date:	Monday, March 02, 2009	Sheet 14 of 56

REQUIRED STRAPS REQUIRED SYSTEM STRAPS



DEBUG STRAPS

	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK


	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	Reserved

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title ATI-SB700 STRAPPING (5/5)		
Size A3	Document Number JM70-PU	Rev -2
Date: Friday, March 06, 2009	Sheet 15 of 56	





NORMAL TYPE

(A0)



DDR_VREF



Place C2.2uF and 0.1uF < 500mils from DDR connector

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR_SO-DIMM SKT_1**

Size: Custom Document Number: **JM70-PU** Rev: -2

Date: Friday, March 06, 2009 Sheet: 16 of 56

5,18 MEM_MB_ADD0 >> 102 A0
 5,18 MEM_MB_ADD1 >> 101 A1
 5,18 MEM_MB_ADD2 >> 100 A2
 5,18 MEM_MB_ADD3 >> 98 A3
 5,18 MEM_MB_ADD4 >> 99 A4
 5,18 MEM_MB_ADD5 >> 97 A5
 5,18 MEM_MB_ADD6 >> 94 A6
 5,18 MEM_MB_ADD7 >> 92 A7
 5,18 MEM_MB_ADD8 >> 93 A8
 5,18 MEM_MB_ADD9 >> 91 A9
 5,18 MEM_MB_ADD10 >> 105 A10/AP
 5,18 MEM_MB_ADD11 >> 90 A11
 5,18 MEM_MB_ADD12 >> 89 A12
 5,18 MEM_MB_ADD13 >> 116 A13
 5,18 MEM_MB_ADD14 >> 86 A14
 5,18 MEM_MB_ADD15 >> 84 A15
 5,18 MEM_MB_BANK2 >> A16/BA2
 5,18 MEM_MB_BANK0 >> 107 BA0
 5,18 MEM_MB_BANK1 >> 106 BA1

5 MEM_MB_DATA0 >> 5 DO0
 5 MEM_MB_DATA1 >> 17 DO1
 5 MEM_MB_DATA2 >> 19 DO2
 5 MEM_MB_DATA3 >> 3 DO3
 5 MEM_MB_DATA4 >> 4 DO4
 5 MEM_MB_DATA5 >> 6 DO5
 5 MEM_MB_DATA6 >> 14 DO6
 5 MEM_MB_DATA7 >> 16 DO7
 5 MEM_MB_DATA8 >> 23 DO8
 5 MEM_MB_DATA9 >> 25 DO9
 5 MEM_MB_DATA10 >> 35 DO10
 5 MEM_MB_DATA11 >> 37 DO11
 5 MEM_MB_DATA12 >> 20 DO12
 5 MEM_MB_DATA13 >> 22 DO13
 5 MEM_MB_DATA14 >> 36 DO14
 5 MEM_MB_DATA15 >> 38 DO15
 5 MEM_MB_DATA16 >> 43 DO16
 5 MEM_MB_DATA17 >> 45 DO17
 5 MEM_MB_DATA18 >> 55 DO18
 5 MEM_MB_DATA19 >> 44 DO19
 5 MEM_MB_DATA20 >> 46 DO20
 5 MEM_MB_DATA21 >> 58 DO21
 5 MEM_MB_DATA22 >> 58 DO22
 5 MEM_MB_DATA23 >> 61 DO23
 5 MEM_MB_DATA24 >> 58 DO24
 5 MEM_MB_DATA25 >> 63 DO25
 5 MEM_MB_DATA26 >> 73 DO26
 5 MEM_MB_DATA27 >> 62 DO27
 5 MEM_MB_DATA28 >> 75 DO28
 5 MEM_MB_DATA29 >> 64 DO29
 5 MEM_MB_DATA30 >> 74 DO30
 5 MEM_MB_DATA31 >> 123 DO31
 5 MEM_MB_DATA32 >> 125 DO32
 5 MEM_MB_DATA33 >> 135 DO33
 5 MEM_MB_DATA34 >> 137 DO34
 5 MEM_MB_DATA35 >> 124 DO35
 5 MEM_MB_DATA36 >> 126 DO36
 5 MEM_MB_DATA37 >> 134 DO37
 5 MEM_MB_DATA38 >> 136 DO38
 5 MEM_MB_DATA39 >> 141 DO39
 5 MEM_MB_DATA40 >> 143 DO40
 5 MEM_MB_DATA41 >> 143 DO41
 5 MEM_MB_DATA42 >> 151 DO42
 5 MEM_MB_DATA43 >> 153 DO43
 5 MEM_MB_DATA44 >> 140 DO44
 5 MEM_MB_DATA45 >> 142 DO45
 5 MEM_MB_DATA46 >> 152 DO46
 5 MEM_MB_DATA47 >> 154 DO47
 5 MEM_MB_DATA48 >> 157 DO48
 5 MEM_MB_DATA49 >> 159 DO49
 5 MEM_MB_DATA50 >> 173 DO50
 5 MEM_MB_DATA51 >> 175 DO51
 5 MEM_MB_DATA52 >> 158 DO52
 5 MEM_MB_DATA53 >> 160 DO53
 5 MEM_MB_DATA54 >> 174 DO54
 5 MEM_MB_DATA55 >> 176 DO55
 5 MEM_MB_DATA56 >> 179 DO56
 5 MEM_MB_DATA57 >> 181 DO57
 5 MEM_MB_DATA58 >> 189 DO58
 5 MEM_MB_DATA59 >> 191 DO59
 5 MEM_MB_DATA60 >> 180 DO60
 5 MEM_MB_DATA61 >> 182 DO61
 5 MEM_MB_DATA62 >> 192 DO62
 5 MEM_MB_DATA63 >> 194 DO63

5 MEM_MB_DQS0_N >> 111 DQS0#
 5 MEM_MB_DQS1_N >> 29 DQS1#
 5 MEM_MB_DQS2_N >> 49 DQS2#
 5 MEM_MB_DQS3_N >> 68 DQS3#
 5 MEM_MB_DQS4_N >> 129 DQS4#
 5 MEM_MB_DQS5_N >> 146 DQS5#
 5 MEM_MB_DQS6_N >> 167 DQS6#
 5 MEM_MB_DQS7_N >> 186 DQS7#

5 MEM_MB_DQS0_P >> 13 DQS0
 5 MEM_MB_DQS1_P >> 31 DQS1
 5 MEM_MB_DQS2_P >> 51 DQS2
 5 MEM_MB_DQS3_P >> 70 DQS3
 5 MEM_MB_DQS4_P >> 131 DQS4
 5 MEM_MB_DQS5_P >> 148 DQS5
 5 MEM_MB_DQS6_P >> 169 DQS6
 5 MEM_MB_DQS7_P >> 188 DQS7

5,18 MEM_MB_ODT0 >> 114 OTD0
 5,18 MEM_MB_ODT1 >> 119 OTD1

NORMAL TYPE

RAS# >> 108 A0
 WE# >> 109 A1
 CAS# >> 113 A2
 CS0# >> 110 A3
 CS1# >> 115 A4
 CKE0 >> 79 A5
 CKE1 >> 80 A6
 CK0 >> 30 A7
 CK0# >> 32 A8
 CK1 >> 164 A9
 CK1# >> 166 A10
 A15
 A16/BA2

DM0 >> 10 MEM_MB_DM0_5
 DM1 >> 26 MEM_MB_DM1_5
 DM2 >> 52 MEM_MB_DM2_5
 DM3 >> 67 MEM_MB_DM3_5
 DM4 >> 130 MEM_MB_DM4_5
 DM5 >> 147 MEM_MB_DM5_5
 DM6 >> 170 MEM_MB_DM6_5
 DM7 >> 185 MEM_MB_DM7_5




SDA >> 195 SMBD0_SB 3,12,16
 SCL >> 197 SMBD0_SB 3,12,16
 VDDSPD >> 199
 SA0 >> 198
 SA1 >> 200

NC#50 >> 50 X
 NC#69 >> 69 X
 NC#83 >> 83 X
 NC#120 >> 120 X
 NC#163/TEST >> 163 X

VDD >> 81
 VDD >> 82
 VDD >> 87
 VDD >> 88
 VDD >> 95
 VDD >> 96
 VDD >> 103
 VDD >> 104
 VDD >> 111
 VDD >> 112
 VDD >> 117
 VDD >> 118

VSS >> 3
 VSS >> 8
 VSS >> 9
 VSS >> 12
 VSS >> 15
 VSS >> 18
 VSS >> 21
 VSS >> 24
 VSS >> 27
 VSS >> 28
 VSS >> 33
 VSS >> 34
 VSS >> 38
 VSS >> 40
 VSS >> 41
 VSS >> 42
 VSS >> 47
 VSS >> 48
 VSS >> 53
 VSS >> 59
 VSS >> 60
 VSS >> 65
 VSS >> 66
 VSS >> 71
 VSS >> 72
 VSS >> 77
 VSS >> 78
 VSS >> 121
 VSS >> 122
 VSS >> 127
 VSS >> 128
 VSS >> 132
 VSS >> 133
 VSS >> 138
 VSS >> 139
 VSS >> 144
 VSS >> 145
 VSS >> 149
 VSS >> 150
 VSS >> 155
 VSS >> 156
 VSS >> 161
 VSS >> 162
 VSS >> 165
 VSS >> 168
 VSS >> 171
 VSS >> 172
 VSS >> 177
 VSS >> 178
 VSS >> 183
 VSS >> 184
 VSS >> 187
 VSS >> 190
 VSS >> 193
 VSS >> 196

GND >> 201
 MH1 >> MH1
 MH2 >> MH2



Place C2.2uF and 0.1uF < 500mils from DDR connector
 HI 9.2mm
 ZND = 62.10017.071

081225 SC

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR_SO-DIMM SKT_2**


Size	Document Number	Rev
Custom	JM70-PU	-2

Date: Friday, March 06, 2009 Sheet 17 of 56

PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor

Net swap 11/14
RN6, 9, 11, 20, 22, 24




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
DDR DAMPING & TERMINATION

Size A3 Document Number **JM70-PU** Rev -2


Date: Friday, March 06, 2009 Sheet 18 of 56





FUNCTION TABLE		
SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-



\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1



DISPLAY SUPPORT TABLE				
	PX_EN	PE_GPIO2_NB	INT_VGA_EN#	DISPLAY OUTPUT
IGP only mode	0	X	0	IGP(LVDS,VGA,HDMI,DP)
MXM only mode	0	X	1	MXM(LVDS,VGA,HDMI,DP)
Power Express mode	1	0/1	X	*MXM(VGA,HDMI,DP); MXM/IGP(LVDS)
IGP + MXM	0	X	0	IGP(LVDS,VGA,HDMI)



<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


SWITCH
JM70-PU

Title: **SWITCH**

Size: Document Number: **JM70-PU** Rev: **-2**

Date: Friday, March 06, 2009 Sheet 20 of 56

LCD/INVERTER/CCD CONN




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LCD CONN**

Size: A3	Document Number: JM70-PU	Rev: -2
Date: Friday, March 06, 2009	Sheet: 21	of 56



Layout Note:
Place these resistors close to the CRT-out connector



Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




For DIS CRT



For UMA CRT

CRT I/F & CONNECTOR





DDC_CLK & DATA level shift










Place Near MXM3 Connector




HDMI SM BUS LEVEL shifter

Close HDMI1




Recommended Equalization:
[PC1, PC0]=01, 4dB

SATA HDD Connector




2ND SATA HDD Connector




090115 -1



<Core Design>





 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HDD	
Size	Document Number
A4	JM70-PU
Date:	Rev
Friday, March 06, 2009	-2
Sheet 24 of 56	

ODD Connector



<Core Design>


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CDROM	
Size	Document Number
A4	JM70-PU
Date:	Rev
Friday, March 06, 2009	-2
Sheet 25 of 56	




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		USB1	
Size	Document Number	Rev	
A4	JM70-PU	-2	
Date:	Friday, March 06, 2009	Sheet	26 of 56


BLUETOOTH MODULE





EC40 put near BLUE1 / all USB put one choke near connector by EMI request





<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BLUETOOTH	
Size	Document Number
A4	JM70-PU
Date:	Rev
Friday, March 06, 2009	-2
Sheet 27 of 56	

090115 -1




20.F1290.015
2ND = 21.D0214.115



<Core Design>




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB2			
Size	Document Number		Rev
A4	JM70-PU		-2
Date:	Friday, March 06, 2009	Sheet	28 of 56




Note: SI, SO, CS, and SCLK have internal pull-ups.

Table 7: NVRAM Pin Strapping (EEPROM)

NVRAM Type	SO	SI	CS	SCLK
EEPROM—24c64—376 KHz	1	1	0	1
EEPROM—24c512—376 KHz	1	1	0	1
Microchip 24LC02—376 KHz	1	0	0	0
Microchip 24LC04—376 KHz	1	0	0	0
Microchip 24LC08—376 KHz	1	0	0	0



Place PLLVDD/AVDDL CKT as close to chip as possible



R349 change to Bead for Transmitter Distortion


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BCM5784MKMLG**


Size: A3	Document Number: JM70-PU	Rev: -2
Date: Friday, March 06, 2009	Sheet: 29	of: 56

LAN Connector




XFORM-275-GP
68.89240.30A
2ND = 68.IH106.30A

Soucrer want to add 3rd source 11/10
68.05009.301 GST5009-R LF
Angela Chi 0955-314886




LAN Link: Green(A2), behavior is the same for 10/100/1000 bits


LAN Data: Yellow(B2), when LAN is transferring data.



1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.



For EMI Near LAN1 CONN



<Core Design>



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONN

Size	Document Number	Rev
A4	JM70-PU	-2




Date: Friday, March 06, 2009 Sheet 30 of 56






<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Azalia codec ALC268	
Size A3	Document Number JM70-PU
Date: Friday, March 06, 2009	Rev -2
Sheet 31 of 56	


AUDIO OP AMPLIFIER



Gain= Rf/Ri=49.9K/20K=2.495V/V
 f(HP)=1/(2 Pi*20K*0.47uf)=16.9Hz
 If VIN= 1.54V Gain=2.6V/V RL=4Ω VO(peak) = 4V
 V(rms)=2.828V
 Power= 2.828^2/4=1.999W



Gain= Rf/Ri=20K/18K=0.9V/V
 f(HP)=1/(2 Pi*20K*0.47uf)=16.9Hz
 If VIN= 1.54V Gain=0.9V/V RL=4Ω VO(peak) = 4V V(rms)=2.828V
 Power= ?



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **AUDIO AMP**

Size: **A3** Document Number: **JM70-PU** Rev: **-2**

Date: **Friday, March 06, 2009** Sheet: **32** of **56**


090305 -2

31, 30 SUB_CODEC_MUTE# >>>
32 EAPD#_R >>>



SUBWOOFER CONN.

090119 -1




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Audio AMP for Subwoofer		
Size A4	Document Number JM70-PU	Rev -2
Date: Friday, March 06, 2009	Sheet 33	of 56



LINE IN(BLUE)



MIC IN(PINK)



REAR Speaker




LINE OUT

SPDIF updated 0122


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<h2>AUDIO JACK</h2>			
Size	Document Number	Rev	
A4	JM70-PU	-2	
Date:	Friday, March 06, 2009	Sheet	34 of 56


MDC 1.5 CONN




090211 -1 EMI
Stuff C362,C365 (10P)





<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MDC	
Size	Document Number
A4	JM70-PU
Date:	Rev
Friday, March 06, 2009	-2
Sheet 35 of 56	







5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cardreader AU6433	
Size A4	Document Number JM70-PU
Date Friday, March 06, 2009	Rev -2
Sheet 36 of 56	

Mini2 Card Connector(TV tuner)

Mini1 Card Connector(WLAN) Support debug-card 090119 -1




<Core Design>



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Mini Card			
Size A3	Document Number JM70-PU	Rev -2	
Date: Friday, March 06, 2009	Sheet 37	of 56	

NEWCARD Connector

ENG stage without NEW card function 12/22




TOP VIEW



Layout Request 1226
NEW1 & NEW2
SWAP 1st & 2nd

62.10081.151
2ND = 62.10081.131
081219 SC








74.00577.C73
new card power switch
GMT cost down solution



<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title NEW CARD		
Size A4	Document Number JM70-PU	Rev -2
Date Friday, March 06, 2009	Sheet 38	of 56





DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Place near chip as close as possible






BL3#

HW Thermal Throttling













OUT#: Hi active / mount R1110
Low active / mount R1108



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
G792			
Title			
Size	Document Number	Rev	
A3	JM70-PU	-2	
Date:	Friday, March 06, 2009	Sheet	39 of 56



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


KBC WPC773L

Title: **JM70-PU**

Size: A3 Document Number: JM70-PU Rev: -2


Date: Friday, March 06, 2009 Sheet: 40 of 56

BIOS




16M Bits
SPI FLASH ROM


CIR Module








GOLDEN FINGER FOR DEBUG BOARD



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
BIOS & CIR		
Size	Document Number	Rev
A4	JM70-PU	-2
Date:	Friday, March 06, 2009	Sheet 41 of 56

LAUNCH



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAUNCH & LID

Size
A4

Document Number


JM70-PU

Rev
-2



Date: Friday, March 06, 2009

Sheet 42 of 56



Finger printer



TOUCH PAD











TP_LOCK key



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Finger Printer			
Size	Document Number	Rev	
A4	JM70-PU	-2	
Date:	Friday, March 06, 2009	Sheet	43 of 56


LED




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: LED & LAUNCH


Size: A3	Document Number: JM70-PU	Rev: -2
Date: Friday, March 06, 2009		
Sheet: 44		of: 56



P/H @ 1D8V_S3 PAGE




Reference schematic recommend




<Core Design>


Aux Power 3D3V_AUX_S5




Run Power



PX Run Power







PX Run Power Discharge circuit









<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RUN POWER and 3D3V_AUX_S5	
Size A3	Document Number JM70-PU
Date Friday, March 06, 2009	Rev -2



	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	1	1	1
S3	1	1	1	1	1
S4	0	0	0	0	0
S5	0	0	0	0	0





79.10712.L02
2ND = 79.10712.6JL

081226 SC

081226 SC

081226 SC

090211 -1 EMI

081226 SC


090211 -1 EMI

081224 SC

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU Vcore(ISL6265HR)**

Size: A3	Document Number: JM70-PU	Rev: -2
Date: Friday, March 06, 2009	Sheet: 48 of 56	



Design Current = 6A
 Max Current = 7A
 OCP min = 10A

Cyntec 7*7*3
 DCR=30mohm, Irating=6A
 Isat=13.5A

2008/12/29


Design Current = 6A
 Max Current = 7A
 OCP min = 10A

2008/12/29


Close to VFB Pin (pin5)

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title DCDC 5V/3D3V (TPS51125)		
Size A3	Document Number JM70-PU	Rev -2
Date Friday, March 06, 2009	Sheet 49	of 56




$V_{trip} (mV) = R_{trip} (Kohm) * 10 (uA)$
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*E)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$




	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2)/R2$ --> PWM mode
 $V_{out} = 0.764V * (R1+R2)/R2$ --> Skip Mode



20080307_Modify by
Brian
ACOUSTIC NIOSE




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D1V 1D2V**
 Size: A3 Document Number: **JM70-PU** Rev: **-2**
 Date: Friday, March 06, 2009 Sheet 50 of 56


G957

1D5V_S0
Iomax=1A




081230 SC



1D2V_S5
Iomax=400mA




Place near to SB700



2D5V_S0
Iomax=0.3A 2D5V/300mA




Iomax=1A
OCP>2A



<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
0D9V&2D5V&1D25V&1D5V		
Size	Document Number	Rev
A4	JM70-PU	-2
Date:	Friday, March 06, 2009	Sheet 51 of 56



$V_o(cal) = 1.8214V$
 1D8V Iomax=10A
 OCP>15A

$$V_{out} = 0.75 * (R1 + R2) / R2$$



<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
1D8V(TPS5117)		
Size	Document Number	Rev
A4	JM70-PU	-2
Date	Friday, March 06, 2009	Sheet 52 of 56

12,38,40,51 PM_SLP_S5#

090205 -1

090119 -1

2008/10/29



84.04800.D37
 2ND = 84.08884.037

081224 SC

84.04634.037
 2ND = 84.08896.037

081229 SC

79.3971V.6AL
 2ND = 77.93971.02L



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL88731A Charger**


Size A3 Document Number **JM70-PU** Rev **-2**

Date: Friday, March 06, 2009 Sheet 53 of 56


20.F1002.005

2ND = 20.F1170.005

Adaptor in to generate DCBATOUT




BATTERY CONNECTOR




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

AD/BATT CONN		
Title	AD/BATT CONN	
Size	Document Number	Rev
A4	JM70-PU	-2
Date	Friday, March 06, 2009	Sheet 54 of 56




SPRING ON TOP ~ 0209
 34.49U23.001 + 34.13B01.001
 34.42T14.002



Check test point

- 3D3V_S0 ○ TP213 TPAD14-GP
- 3D3V_AUX_S5 ○ TP215 TPAD14-GP
- 3D3V_S5 ○ TP212 TPAD14-GP
- 5V_S5 ○ TP211 TPAD14-GP
- 12.40_PML_PWRSTN <<<< TP176 TPAD14-GP
- 6.11_CPU_PWRGD <<<< TP189 TPAD14-GP
- 39.40_49_SS_ENABLE <<<< TP207 TPAD14-GP
- 6.11_CPU_LDT_RST <<<< TP195 TPAD14-GP

Test Point放在Dimm Door打開可量測處



ME/Morphen del H26, H27 1/8

ME/Morphen del H25 2/10
 R recover H25 3/2
 R Add H28 3/5

Hall updated -1118

