

Husk/Petra UMA/Muxless Schematics Document Ivy Bridge Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed


ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

DIS IVB Touch

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size	Document Number	Rev	
A3	Husk/Petra	-4M	
Date:	Thursday, September 06, 2012	Sheet	1 of 103

Husk and Petra Block Diagram (Optimus/UMA/co-lay)

Project code : 91.4TU01.001
PCB P/N :
Revision : -4M



CHARGER	
BQ24727	40
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC	
RT8223MGQW	41
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
CPU DC/DC	
ISL95836HRTZ	42~43
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
ISL95836HRTZ	44
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE
SYSTEM DC/DC	
TPS51218DSCR	45
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
RT8207LGQW	46
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3
LDO	
RT9025-25ZSP	47
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0
LDO	
G978	48
INPUTS	OUTPUTS
1D05_VTT	0D85V_S0
VGA	
ISL62882CHRTZ	92
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
Switches	
93	
INPUTS	OUTPUTS
3D3V_S0	3D3V_VGA_S0
1D05V_VTT	1D05V_VGA_S0
1D5V_S3	1D5V_VGA_S0

PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

DIS I/B Touch

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **Block Diagram**

Size A3 Document Number **Husk/Petra** Rev **-4M**

Date: Thursday, September 06, 2012 Sheet 2 of 103

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following XXRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_SFPCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.45V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW_Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB	
Device	Address	Hex	Bus	
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	

DIS IVB Touch


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

File: **Husk/Petra** Rev: **-4M**


Date: Thursday, September 06, 2012 Sheet 3 of 103

SSID = CPU



SSID = CPU


D







C



B



A



DIS IVB Touch

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title CPU (THERMAL/CLOCK/PM)		
Size Custom	Document Number Husk/Petra	Rev -4M
Date: Thursday, September 06, 2012 Sheet 5 of 103		

D

C

B

A

5


4

3

2

1

SSID = CPU



IVY-BRIDGE-GP-NF

71.00IVY.A0U

IVY-BRIDGE-GP-NF

71.00IVY.A0U


DIS IVB Touch

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title			CPU (DDR)		
Size	Document Number		Rev		
A3	Husk/Petra				-4M
Date:	Thursday, September 06, 2012		Sheet	6	of 103

SSID = CPU


PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed





Enabl EDP function	
CFG4	1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



71.00IVY.A0U

DIS IVB Touch





緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**

Size A3 Document Number: **Husk/Petra** Rev: **-4M**

Date: Thursday, September 06, 2012 Sheet 7 of 103

SSID = CPU




71.00IVY.A0U

DS 1B Touch

緯創資通 Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
CPU (VCC CORE)		
Size	Document Number	Rev
Custom	Husk/Petra	-4M
Date:	Monday, September 17, 2012	Sheet 8 of 103

SSID = CPU



Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.

VCCSA_VID[0]	VCCSA_VID[1]	Selected VCCSA (XE & SV segments)	Selected VCCSA (ULV segment)
0	0	0.9 V	0.9 V
0	1	0.8 V	0.85 V
1	0	0.725 V	0.775 V
1	1	0.675 V	0.75 V



DIS I/B Touch

緯創資通 Wistron Corporation
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (VCC GFXCORE)**

Size: Custom, Document Number: **Husk/Petra**, Rev: **-4M**

Date: Monday, September 17, 2012, Sheet 9 of 103

SSID = CPU

CPU1H 8 OF 9




VSS

IVY-BRIDGE-GP-NF

71.00IVY.A0U



CPU1I 9 OF 9



VSS

NCTF

NCTF TEST PIN :

A5, A57, EC61, BG5, BG57, C3, E1, E61

VSS_NCTF_1#A5

VSS_NCTF_2#A57

VSS_NCTF_3#BC61

VSS_NCTF_8#BG5

VSS_NCTF_9#BG57

VSS_NCTF_10#C3

VSS_NCTF_13#E1

VSS_NCTF_14#E61




IVY-BRIDGE-GP-NF

71.00IVY.A0U

DIS IVB Touch

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (VSS)		
Size	Document Number	Rev
A3	Husk/Petra	-4M
Date:	Thursday, September 06, 2012	Sheet 10 of 103



DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **XDP**

Size A3 Document Number **Husk/Petra** Rev **-4M**

Date: Thursday, September 06, 2012 Sheet 11 of 103

(Blanking)

DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 12 of 103

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

DIS IVB Touch

<p>緯創資通</p>	<p>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>
-------------	--

<p>Title</p> <p style="font-size: 1.2em;">Reserved</p>		
---	--	--

<p>Size</p> <p>A4</p>	<p>Document Number</p> <p style="font-size: 1.2em;">Husk/Petra</p>	<p>Rev</p> <p style="font-size: 1.2em;">-4M</p>
-----------------------	---	--

<p>Date: Thursday, September 06, 2012</p>	<p>Sheet 13 of 103</p>
---	------------------------

5







4

3

2

1

SSID = MEMORY



Tracew should be at least 20 mils wide

DM1
DDR3-204P-122-GP
62.10017.Z51
2nd = 62.10017.M51
3rd = 62.10024.G21

DIS IVB Touch


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**

Size: Custom Document Number: Husk/Petra Rev: -4M

Date: Thursday, September 08, 2012 Sheet: 14 of 103

SSID = MEMORY



DM2
DDR3-204P-122-GP
62.10017.Z51
2nd = 62.10017.M51
3rd = 62.10024.G21

DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM2**

Size: Document Number
Custom: **Husk/Petra** Rev: **-4M**

Date: Thursday, September 08, 2012 Sheet: 15 of 102

(Blanking)

DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size
A4

Document Number




Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 16 of 103




DIS IVB Touch

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH (LVDS/CRT/DDI)		
Size A3	Document Number Husk/Petra	Rev -4M
Date: Thursday, September 06, 2012	Sheet 17	of 103

SSID = PCH



BOOT BIOS Strap		
SNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)

USB Table

Pair	Device
0	USB2.0 Ext. port 1
1	USB3.0/USB2.0 Ext. port 2
2	Touch panel
3	CCD
4	
5	
6	may not be available
7	may not be available
8	
9	USB2.0 Ext. port 3
10	
11	Mini Card1 (WLAN+BT)
12	
13	

DIS I/B Touch

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **PCH (PCI/USB/NVRAM)**

Size: Husk/Petra
 Document Number: **Husk/Petra**
 Rev: **-4M**

Date: Thursday, September 06, 2012 Sheet 18 of 103


SSID = PCH

Signal Routing Guideline:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.





DSWODVREN - On Die DSW VR Enable





HIGH	Enabled (DEFAULT)
LOW	Disabled



S0_PWR_GOOD after PM_SLP_S3# delay 200 ms



SSID = PCH



PCIECLKRQ1# and PCIECLKRQ2# Support S0 power only

DIS IVB Touch

緯創資通 Wistron Corporation
21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: Document Number





Customer: **Husk/Petra**

Date: Thursday, September 06, 2012


Sheet: 20 of 103

Rev: **-4M**



SSID = PCH





HDA_SDOUT	Low = Default High = Enable
-----------	--------------------------------





HDA_SYNC	Low = 1.8V (Default) High = 1.5V
----------	-------------------------------------



RTC Reset



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.




DIS IVB Touch

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size: Custom Document Number
Date: Thursday, September 06, 2012 Sheet 21 of 103

Rev: **-4M**




DIS I/B Touch

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size Custom Document Number **Husk/Petra** Rev **-4M**

Date: Thursday, September 06, 2012 Sheet 22 of 103








Table 5-1. Voltage Ramp Up/Down Requirements for the PCH Suspend Well Voltage Rails

Va	Vb	Power-Up Requirement	Power-Down Requirement
V\$REF_SUS	VCC\$US3_3	a) VCC\$REF_SUS must be powered up before VCC\$US3_3 or after VCC\$US3_3 within 0.7 V. b) If VCC\$REF_SUS is more than VCC\$US3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) V\$REF_SUS must be powered down after VCC\$US3_3 or before VCC\$US3_3 within 0.7 V.
V\$REF	VCC3_3	a) V\$REF must be powered up before VCC3_3 or after VCC3_3 within 0.7 V. b) For power up, if VCC\$REF is more than VCC3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) V\$REF must be powered down after VCC3_3 or before VCC3_3 within 0.7 V.

VccVRM	Internal PLL and VRMs (1.5V for Mobile)
VccVRM	1.8 V Internal PLL and VRMs (1.8 V for Desktop)



DIS IVB Touch

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size: Custom Document Number: **Husk/Petra** Rev: **-4M**

Date: **Monday, September 17, 2012** Sheet: **24** of **103**

SSID = PCH

PCH1H 8 OF 10

H5	VSS0	
AA17	VSS1	VSS80 AK38
AA2	VSS2	VSS81 AK4
AA3	VSS3	VSS82 AK42
AA33	VSS4	VSS83 AK46
AA34	VSS5	VSS84 AK6
AB11	VSS6	AL16
AB14	VSS7	VSS85 AL17
AB39	VSS8	VSS86 AL19
AB4	VSS9	VSS87 AL2
AB43	VSS10	VSS88 AL21
AB5	VSS11	VSS89 AL23
AB7	VSS12	VSS90 AL26
AC19	VSS13	VSS91 AL27
AC2	VSS14	VSS92 AL31
AC21	VSS15	VSS93 AL33
AC24	VSS16	VSS94 AL34
AC33	VSS17	VSS95 AL48
AC34	VSS18	VSS96 AL48
AC48	VSS19	VSS97 AM11
AD10	VSS20	VSS98 AM14
AD11	VSS21	VSS99 AM36
AD12	VSS22	VSS100 AM39
AD13	VSS23	VSS101 AM43
AD19	VSS24	VSS102 AM45
AD24	VSS25	VSS103 AM46
AD26	VSS26	AM7
AD27	VSS27	VSS104 AN2
AD33	VSS28	VSS105 AN29
AD34	VSS29	VSS106 AN3
AD36	VSS30	VSS107 AN3
AD37	VSS31	VSS108 AN31
AD38	VSS32	VSS109 AP12
AD39	VSS33	VSS110 AP19
AD4	VSS34	VSS111 AP28
AD40	VSS35	VSS112 AP30
AD42	VSS36	VSS113 AP32
AD43	VSS37	VSS114 AP38
AD45	VSS38	VSS115 AP4
AD46	VSS39	VSS116 AP42
AD8	VSS40	AP46
AE2	VSS41	AP8
AE3	VSS42	VSS117 AR2
AE10	VSS43	VSS118 AR2
AE12	VSS44	VSS119 AR48
AD14	VSS45	VSS120 AT11
AD16	VSS46	VSS121 AT11
AF16	VSS47	VSS122 AT13
AF19	VSS48	VSS123 AT18
AF24	VSS49	VSS124 AT22
AF26	VSS50	VSS125 AT26
AF27	VSS51	VSS126 AT28
AF29	VSS52	VSS127 AT30
AF31	VSS53	VSS128 AT32
AF38	VSS54	VSS129 AT34
AF4	VSS55	VSS130 AT39
AF42	VSS56	VSS131 AT42
AF46	VSS57	VSS132 AT46
AF5	VSS58	VSS133 AT7
AF7	VSS59	VSS134 AU24
AF8	VSS60	VSS135 AU30
AG19	VSS61	VSS136 AV16
AG2	VSS62	VSS137 AV20
AG31	VSS63	VSS138 AV24
AG48	VSS64	VSS139 AV30
AH11	VSS65	VSS140 AV38
AH3	VSS66	VSS141 AV4
AH36	VSS67	VSS142 AV43
AH39	VSS68	VSS143 AV8
AH40	VSS69	VSS144 AW14
AH42	VSS70	VSS145 AW18
AH46	VSS71	VSS146 AW2
AH7	VSS72	VSS147 AW22
AJ19	VSS73	VSS148 AW26
AJ21	VSS74	VSS149 AW28
AJ24	VSS75	VSS150 AW32
AJ33	VSS76	VSS151 AW34
AJ34	VSS77	VSS152 AW36
AK12	VSS78	VSS153 AW40
AK3	VSS79	VSS154 AW48
		VSS155 AV11
		VSS156 AY12
		VSS157 AY22
		VSS158 AY28

PANTHER-GP-NF

71.PANTH.00U

PCH1I 9 OF 10

AY4	VSS159	VSS259 H46
AY42	VSS160	VSS260 K18
AY46	VSS161	VSS261 K26
AY8	VSS162	VSS262 K33
B11	VSS163	VSS263 K46
B15	VSS164	VSS264 K7
B19	VSS165	VSS265 L18
B23	VSS166	VSS266 L2
B27	VSS167	VSS267 L20
B31	VSS168	VSS268 L26
B35	VSS169	VSS269 L28
B39	VSS170	VSS270 L36
B7	VSS171	VSS271 L48
F45	VSS172	VSS272 M12
BB12	VSS173	VSS273 P16
BB16	VSS174	VSS274 M18
BB20	VSS175	VSS275 M22
BB22	VSS176	VSS276 M24
BB24	VSS177	VSS277 M30
BB28	VSS178	VSS278 M32
BB30	VSS179	VSS279 M34
BB38	VSS180	VSS280 M38
BB4	VSS181	VSS281 M4
BB46	VSS182	VSS282 M42
BC14	VSS183	VSS283 M46
BC18	VSS184	VSS284 M8
BC2	VSS185	VSS285 N18
BC22	VSS186	VSS286 P30
BC26	VSS187	VSS287 N47
BC32	VSS188	VSS288 P11
BC34	VSS189	VSS289 P18
BC36	VSS190	VSS290 T33
BC40	VSS191	VSS291 P40
BC42	VSS192	VSS292 P43
BC48	VSS193	VSS293 P47
BD46	VSS194	VSS294 P7
BD5	VSS195	VSS295 R2
BE22	VSS196	VSS296 R48
BE26	VSS197	VSS297 T12
BE40	VSS198	VSS298 T31
BE10	VSS199	VSS299 T37
BE12	VSS200	VSS300 T4
BE16	VSS201	VSS301 W34
BE20	VSS202	VSS302 T46
BE22	VSS203	VSS303 T47
BE24	VSS204	VSS304 T8
BE26	VSS205	VSS305 V11
BE28	VSS206	VSS306 V17
BD3	VSS207	VSS307 V26
BF30	VSS208	VSS308 V27
BF38	VSS209	VSS309 V29
BF40	VSS210	VSS310 V31
BF8	VSS211	VSS311 V36
BG17	VSS212	VSS312 V39
BG21	VSS213	VSS313 V43
BG33	VSS214	VSS314 V7
BG44	VSS215	VSS315 W19
BG8	VSS216	VSS316 W2
BH11	VSS217	VSS317 W27
BH15	VSS218	VSS318 W48
BH17	VSS219	VSS319 Y12
BH19	VSS220	VSS320 Y38
H10	VSS221	VSS321 Y4
BH27	VSS222	VSS322 Y42
BH31	VSS223	VSS323 Y46
BH33	VSS224	VSS324 Y8
BH35	VSS225	VSS325 RG29
BH39	VSS226	VSS326 N24
BH43	VSS227	VSS327 AD47
BH7	VSS228	VSS328 B43
D3	VSS229	VSS329 BE10
D12	VSS230	VSS330 BG41
D16	VSS231	VSS331 G14
D18	VSS232	VSS332 H16
D22	VSS233	VSS333 T36
D24	VSS234	VSS334 BG22
D26	VSS235	VSS335 BG24
D30	VSS236	VSS336 C22
D32	VSS237	VSS337 AP13
D34	VSS238	VSS338 M14
D38	VSS239	VSS339 AP3
D42	VSS240	VSS340 AD47
D8	VSS241	VSS341 B43
E18	VSS242	VSS342 BE10
E26	VSS243	VSS343 BG41
G18	VSS244	VSS344 G14
G20	VSS245	VSS345 H16
G26	VSS246	VSS346 T36
G28	VSS247	VSS347 BG22
G36	VSS248	VSS348 BG24
G48	VSS249	VSS349 C22
H12	VSS250	VSS350 AP13
H18	VSS251	VSS351 M14
H22	VSS252	VSS352 AP3
H24	VSS253	VSS347 AP1
H26	VSS254	VSS348 BE16
H30	VSS255	VSS349 BC16
H32	VSS256	VSS350 RG28
H34	VSS257	VSS351 BJ28
F3	VSS258	

PANTHER-GP-NF

71.PANTH.00U

DIS IVB Touch

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (VSS)	
Size	Document Number	Date	Rev
A3	Husk/Petra	Thursday, September 06, 2012	-4M
Date		Sheet 25 of 103	

5

4

3

2

1

D

D

C

C

B

B

A

A

DIS IVB Touch

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Clock(colay)

Size
A4

Document Number


Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012


Sheet 26 of 103



PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
S3	100.0K	10.0K	1.8V
S8	100.0K	20.0K	2.75V
-1	100.0K	33.0K	2.40V
-2	100.0K	47.0K	2.24V
-3	100.0K	64.9K	2.0V
-4	100.0K	76.5K	1.87V
-4M	100.0K	100K	1.65V
	100.0K	143.0K	1.358V
	100.0K	174.0K	1.204V
	100.0K	215.0K	1.047V

ADT_TYPE A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65V	N/A	100.0K	3.3V
90V	100.0K	N/A	0V
30V	10.0K	100.0K	0.3V
40V	20.0K	100.0K	0.55V
120V	33.0K	100.0K	0.82V
Reserved	47.0K	100.0K	1.06V
Reserved	64.9K	100.0K	1.3V


W/O/DI_BIT	Pull-Low Register(R2713)	Pull-High Register(R2711)	SERIES RESISTOR(R2717)	Typical Voltage
14'(AMID)	30.0 K	100.0 K	40.2K	0.7615V
15'(AMID)	30.0 K	100.0 K	40.2K	0.4838V
14'(WV)	20.0 K	100.0 K	40.2K	0.55V
15'(WV)	20.0 K	100.0 K	40.2K	0.3888V
14'(UMA)	-	100.0 K	40.2K	3.2V
15'(UMA)	DY	100.0 K	40.2K	0.9452V



Thermal sensor NCT 7718W

Layout notice :
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.

Q2801
PMBS3904-1-GP
84.03904.L06



2. System Sensor, Put on palm rest


1.H/W T8 Shutdown

ALERT# /T CRIT#
Pull-up Resistor





R5	2Kohm	7.5Kohm	R7 10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

SB T8=85 degree





Layout 15 mil



DIS IVB Touch

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal NCT7718	
Size Custom	Document Number Husk/Petra
Date: Thursday, September 06, 2012	Sheet 28 of 103





DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP

Size
A3

Document Number


Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 30 of 103



the Caps close to VDD33 pin


Close to VDDREG pin

close to pin33 and pin53

close the Pin 18-pin 23

SP1	SP1	SD D7	MS_INS#	xD_RDY
SP2	SP2	SD D6	MS_RE#	xD_RE#
SP3	SP3	SD D5	MS_CE#	xD_CE#
SP4	SP4	SD D4	MS_WIE#	xD_WIE#
SP5	SP5	SD D1	MS_CLK	xD_D6
SP6	SP6	SD D0	MS_D7	xD_D5
SP7	SP7	SD CLK	MS_D3	xD_D4
SP8	SP8	SD CMD	MS_D6	xD_D3
SP9	SP9	SD D3	MS_D2	xD_D2
SP10	SP10	SD D2	MS_D7	xD_D7
SP11	SP11	MS_BS	MS_D1	xD_CLE
SP12	SP12	SD_WP	MS_D1	xD_WP#
SP13	SP13	SD_CD#	MS_D5	xD_ALE
SP14	SP14	MS_D4	MS_D4	xD_D0
SP15	SP15	MS_D0	xD_D1	xD_D1
SP16	SP16	xD_CD#	xD_CD#	xD_CD#

-2: EMI



PCIE_CLK_LAN_REQ#	PCIE_CLK_LAN_REQ#	20	PCIE_TXP3	PCIE_TXP3	20
PCIE_CLK_LAN	PCIE_CLK_LAN	20	PCIE_TXN3	PCIE_TXN3	20
PCIE_CLK_LAN#	PCIE_CLK_LAN#	20	PCIE_RXP3	PCIE_RXP3	20
PLT_RST#	PLT_RST#	518,27,36,65,71,83,97	PCIE_RXN3	PCIE_RXN3	20
LAN_WAKE#	LAN_WAKE#	27			
LAN_ACT_LED#	LAN_ACT_LED#	59			
10M/100M/1G_LED#	10M/100M/1G_LED#	59			



DIS IVB Touch

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RTS5159 (CARD READER)			
Size	Document Number	Rev	
Custom	Husk/Petra	-4M	
Date:	Thursday, September 06, 2012	Sheet	32 of 103

(Blanking)

DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Husk/Petra

Rev
-4M

Date: Thursday, September 06, 2012

Sheet 33 of 103

(Blanking)

DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012


Sheet 34 of 103




DIS IVB Touch

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
USB 3.0 Controller			
Size	Document Number	Rev	
Custom	Husk/Petra	-4M	
Date:	Thursday, September 06, 2012	Sheet 35	of 103



Power Sequence





ANNIE Run Power




Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK





Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



DIS IVB Touch


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
ADAPTER		
Size	Document Number	Rev
A3	Husk/Petra	-4M
Date:	Thursday, September 06, 2012	Sheet 37 of 103



DIS IVB Touch

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCIN JACK			
Size A4	Document Number Husk/Petra		Rev -4M
Date: Thursday, September 06, 2012	Sheet 38	of	103

BATTERY CONNECTOR




DIS IVB Touch

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title BATT CONN		
Size A4	Document Number Husk/Petra	Rev -4M
Date: Thursday, September 06, 2012		Sheet 39 of 103



SSID = Charger

A8 (ANNIE/ASTRO)
PR4014, PR4016

AD+ total power	R1	R2
65w	1.2.4K	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K



MAG: 777*3
DCR: 37-40mOhm
I_{dc}: 5.5 A, I_{sat}: 10A
Charger Current=1.4~3.6A



Delete P64005
Wayer, 2011-0116


DIS I/VB Touch

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



File: **CHARGER BQ24707A**

Size: Custom Document Number: Husk/Petra Rev: -4M


Date: Thursday, September 06, 2012 Sheet: 40 of 108



SA_2011004





SA_2011004



I_{omax} = 5A
OCP > 7.5A


I_{omax} = 6A
OCP > 9A




TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3 or VREG5	400kHz	500kHz

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

SB_20120116
5V OCP setting





SB_20120116




DIS IWB Touch

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title	ISL95836_CPU_CORE(1/3)		Rev
Size	Document Number		
Custom	Husk/Petra		-4M
Date:	Thursday, September 06, 2012	Sheet	42 of 102



CONFIDENTIAL




Vcc_gfxcore
 Iccmax=33 A
 TDC = 21.5A
 OCP>40A

PT4401 , PT4402
 Change to 79.33719.2EL
 Wayler , 2012-0130


BOM control

	Main source	2nd source
PU4401	84.03664.037 (FDMS3664S)	Mount
PU4402	84.03664.037 (FDMS3664S)	DY


SA_20111004



SA_20111013



TPS51218D for 1D05V



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **DC to DC 1D05V(TPS51218D)**

Size A3 Document Number **Husk/Petra** Rev **-4M**

Date: Thursday, September 06, 2012 Sheet 45 of 103

SSID = PWR.Plane.Regulator_lp5v0p75v


Change power source




SA_20111004

SC:delete PT4601

RT8207L for 1D5V





Close to pin23



I_{omax}=1A
OCP>1.5A

Close to output cap pin1, not inside of the output cap


+0.75VS
I_{omax}: 1.2A



PR4603 change to 8K87, OCP>24A
2012 - 0111 - Waylor

PU4601 change to 74.08207.D73
2012 - 0111 - Waylor

PR4608 change to 30.9K
2012 - 0111 - Waylor




CYNTTEC. 0.68uH 7*7*3
DCR= 5 - 5.5 mohm
I_{dc}=15.5A, I_{sat}=25A

I_{ccMAX} = 18.38A
I_{ccTDC} = 12.86A
OCP > 23.89A

PL4601
IND-D8207-336-GP
68.R681A.10A
2nd = 68.R6810.20B


SD: 暫時先換 7x7mm
PL4603
FDMS0308AS-GP
84.00308.B30
2nd = 84.08058.037
3rd = 84.00620.037

V_{out} = 0.75 * (1 + R1/R2)



SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0




SA_20111004

I_{omax} > 2.22A
OCP > 3A

DIS IVB Touch

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LDO 1D8V(RT9025)			
Size A4	Document Number Husk/Petra		Rev -4M
Date: Thursday, September 06, 2012		Sheet 47	of 103

LDO G978 for VCCSA



D0, D1 V_O Selection Table


D0	D1	V _O MODE=0	V _O MODE=1
0	0	0.9V	0.9V
0	1	0.8V	0.85V
1	0	0.725V	0.775V
1	1	0.675V	0.75V

"x" means "don't care".


VEN/MODE Logic

VEN/MODE (VPP=5V)	EN logic	VEN/MODE (VPP=5V)	MODE logic
<0.6V	0	<2.0V	0
>1.0V	1	>2.6V	1

Design Current = 4 A








1011 SA



DIS I/8 Touch









 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
VCCSA LDO G978	
Title	
Size A3	Document Number
Date: Thursday, September 06, 2012	Sheet 48 of 103
Husk/Petra	
Rev -4M	

SSID = VIDEO



CRT DDCDATA & DDCLK level shift

- CRT_DDCDATA_CON >>> CRT_DDCDATA_CON 59
- CRT_DDCLK_CON >>> CRT_DDCLK_CON 59
- CRT_R >>> CRT_R 59
- CRT_G >>> CRT_G 59
- CRT_B >>> CRT_B 59
- CRT_HSYNC_CON >>> CRT_HSYNC_CON 59
- CRT_VSYNC_CON >>> CRT_VSYNC_CON 59



DIS IVB Touch




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CRT Connector
Size	Document Number	Rev	
A3	Husk/Petra	-4M	
Date:	Thursday, September 06, 2012	Sheet	50 of 103

SSID = VIDEO HDMI Level Shifter & CONNECTOR

Close to HDMI Connector

change = DIS:499 ohm
Fist = UMA Muxless:680 ohm



LED BACKLIGHT CONVERTER POWER

DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

eDP

Size
A3

Document Number

Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 52 of 103

(Blanking)

DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S-VIDEO

Size
A4

Document Number

Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 53 of 103

(Blanking)

DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Husk/Petra

Rev

-4M


Date: Thursday, September 06, 2012

Sheet 54 of 103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.





DIS IVB Touch

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size	Document Number		Rev
A4	Husk/Petra		-4M
Date:	Thursday, September 06, 2012		Sheet 55 of 103




SSID = SATA

SATA HDD Connector




ODD Connector

SATA Zero Power ODD



DIS I/B Touch



DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA/USB CHARGER

Size
A3

Document Number

Husk/Petra


Rev

-4M












Date: Thursday, September 06, 2012

Sheet 57 of 103

SSID = AUDIO



SSID = LAN



DIS IWB Touch


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LAN CONNECTOR


Title _____ Size Custom _____ Document Number _____ Date: Monday, November 12, 2012 Sheet 59 of 103

Rev **-4M**

SSID = Flash.ROM






SSID = RTC






DIS I/8 Touch

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Flash/RTC			
Size	Document Number	Rev	
Custom	Husk/Petra	-4M	
Date:	Thursday, September 06, 2012	Sheet	60 of 103

SSID = USB





**USB 3.0 Connector
Pin definition**

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

SSID = User.Interface
Bluetooth Module conn.

ANNIE Bluetooth Module

DIS IVB Touch

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bluetooth			
Size	Document Number		Rev
A4	Husk/Petra		-4M
Date: Thursday, September 06, 2012		Sheet 63 of	103

5

4

3

2

1

D

D

C

C

B

B

A

A

DIS IVB Touch

<p>緯創資通</p>	<p>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>
--------------------	--

<p>Title</p> <p>RESERVED</p>

<p>Size</p> <p>A4</p>	<p>Document Number</p> <p>Husk/Petra</p>	<p>Rev</p> <p>-4M</p>
-----------------------	---	------------------------------

<p>Date: Thursday, September 06, 2012</p>	<p>Sheet 64 of</p>	<p>103</p>
---	--------------------	------------

5

4





3

2

1

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



Low Active 2A

SSID = Wireless

Mini Card Connector(WWAN)

DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size
A4

Document Number

Husk/Petra

Rev
-4M

Date: Thursday, September 06, 2012

Sheet 66 of 103

(Blanking)

DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Husk/Petra



Rev

-4M



Date: Thursday, September 06, 2012

Sheet 67 of 103



Power button LED




Power STDBY_LED



Battery LED2 (DC_BATFULL)



Battery LED1 (CHARGE)




DIS IVB Touch

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title LED Bard/Power Button		
Size Custom	Document Number Husk/Petra	Rev -4M
Date: Thursday, September 06, 2012	Sheet 68 of 103	



SSID = KBC

Internal KeyBoard Connector



R01	R02	R03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15	R16	R17	R18	C01	C02	C03	C04	C05	C06	C07	C08	VIEW FROM TOP SIDE
26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	PIN NUMBER


TOUCH PAD



DIS IVB Touch

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Key Board/Touch Pad		
Size A3	Document Number Husk/Petra	Rev -4M
Date: Thursday, September 06, 2012	Sheet 69	of 103



DIS IVB Touch

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number


Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 70 of 103



DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 71 of 103

(Blanking)

DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 72 of 103

(Blanking)

DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Husk/Petra

Rev


-4M

Date: Thursday, September 06, 2012


Sheet 73 of 103

SSID = SDIO

SD/MMC Card Reader



SP1	SP1	SD_D7	MS_INS#	xD_RDY
SP2	SP2	SD_D6	MS_INS#	xD_RE#
SP3	SP3	SD_D5	MS_INS#	xD_CE#
SP4	SP4	SD_D4	MS_INS#	xD_WE#
SP5	SP5	SD_D1	MS_CLK	xD_D6
SP6	SP6	SD_D0	MS_D7	xD_D5
SP7	SP7	SD_CLK	MS_D3	xD_D4
SP8	SP8	SD_CMD	MS_D6	xD_D3
SP9	SP9	SD_D3	MS_D2	xD_D2
SP10	SP10	SD_D2	MS_D2	xD_D7
SP11	SP11	SD_D2	MS_BS	xD_CLE
SP12	SP12	SD_WP	MS_D1	xD_WP#
SP13	SP13	SD_CD#	MS_D5	xD_ALE
SP14	SP14	MS_D4	MS_D4	xD_D0
SP15	SP15	MS_D0	MS_D0	xD_D1
SP16	SP16			xD_CD#



DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CARD Reader CONN		
Size	Document Number	Rev
Custom	Husk/Petra	-4M
Date:	Thursday, September 06, 2012	Sheet 74 of 103

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

DIS IVB Touch

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
New Card			
Size	Document Number	Rev	
A3	Husk/Petra	-4M	
Date:	Thursday, September 06, 2012	Sheet	75 of 103

(Blanking)

DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 76 of 103

(Blanking)

DIS IVB Touch

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	--	---

Title **Reserved**

Size A4	Document Number Husk/Petra	Rev -4M
------------	--------------------------------------	-------------------

(Blanking)

DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Husk/Petra

Rev
-4M

Date: Thursday, September 06, 2012

Sheet 78 of 103

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

DIS IVB Touch

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

G- Sensor

Size
A4

Document Number

Husk/Petra

Rev
-4M

Date: Thursday, September 06, 2012

Sheet 79 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

DIS IVB Touch

<p>緯創資通</p>	<p>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>
--------------------	--

<p>Title</p> <p style="text-align: center;">Reserved</p>

<p>Size</p> <p>A4</p>	<p>Document Number</p> <p style="text-align: center;">Husk/Petra</p>	<p>Rev</p> <p style="text-align: center;">-4M</p>
-----------------------	---	--

<p>Date: Thursday, September 06, 2012</p>	<p>Sheet 80 of 103</p>
---	------------------------

5

4

3

2

1

(Blanking)

DIS IVB Touch

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


Husk/Petra

Rev
-4M

Date: Thursday, September 06, 2012



Sheet 81 of 103





PWRCN1
ACES-CON6-52-GP
20.K0721.006
2nd = 20.K0382.006







DIS IVB Touch

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title IO Board Connector		
Size A3	Document Number Husk/Petra	Rev -4M
Date: Thursday, September 06, 2012	Sheet 82	of 103









GPIO#	OVERT	I/O	Active Low Thermal Catastrophic Over Temperature
GPIO8	OVERT	I/O	Active Low Thermal Catastrophic Over Temperature
GPIO9	ALERT	I/O	Active Low Thermal Alert
GPIO10	MEM_VREF_CTL	I/O	Memory VREF Control
GPIO11	GPU_VDD0	0	GPU Core VDD VDD0
GPIO12	PWR_LEVEL	1	AC power detect or power supply overdraw Input

VRAM Table(N13P-GS/GT/LP/GL/GLP/NS/GE)

	Hynix 2G_D-Die 0110(0x6) 128*16	Hynix 1G_D-die 0010(0x2) 64*16	Samsung 2G_C-Die 0111(0x7) 128*16	Samsung 1G_G-die 0011(0x3) 64*16
ROM_SI	34.8Kohm	15Kohm	45Kohm	20Kohm
R8627	64.34825.6DL	64.15025.6DL	64.45325.6DL	64.20025.6DL

5Kohm
64.49915.6DL

10Kohm
64.10025.L0L

VRAM Table(N13M-GS/NS)

Hynix 2G_D-die 1100(0x6) 128*16	Hynix 2G_B-die 0110(0x6) 128*16
---------------------------------------	---------------------------------------

Mode	Product	NVCLK (MHz)	MCLK (MHz)	NVDD (V)
MAX Point (MP)	H13P-GL/-IS1	800	900	-
	H13P-GLP	660	900	-
TDP Point (TP)	H13P-GL/-IS1	660	900	-
	H13P-GLP	475	900	-
HW Boot Voltage	H13P-GL/-IS1	-	-	0.95
	H13P-GLP	-	-	0.90

Strap Pin Nmae	Logical strapping name bit#3	Logical strapping name bit#2	Logical strapping name bit#1	Logical strapping name bit#0
ROM_SCLK	PCL.DEVID[4]	SUB.VENDOR	SLOT_CLK_CFG/	PEX_PLL_EN_TERM
	0	0	1	0
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[2]	RAMCFG[0]
	0	0	0	0
ROM_S0	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
	0	0	0	1
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
	1	1	1	1
STRAP1	3GIO_PADCFG[5]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
	0	1	1	1
STRAP2	PCL.DEVID[3]	PCL.DEVID[2]	PCL.DEVID[1]	PCL.DEVID[0]
	1	0	0	1
STRAP3	N/A	N/A	N/A	N/A
STRAP4	N/A	N/A	N/A	N/A

15K ohm pull-down

10K ohm pull-down


45K ohm pull-up






45K ohm pull-down

10K ohm pull-up

Logical Strap Bit Mapping

Resistor	Pull-up	Pull-down
50kohms	1001	0000
100kohms	1001	0001
150kohms	1010	0010
200kohms	1011	0011
250kohms	1100	0100
300kohms	1101	0101
350kohms	1110	0110
400kohms	1111	0111









DIS MB Touch

緯創資通 Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


Title: **GPU_DPPWR/GND(5/5)**

Size: Document Number: **Husk/Petra** Rev: **-4M**



Date: Thursday, September 06, 2012 Sheet: 87 of 103







FOR VRAM1




FOR VRAM2







FOR VRAM3



FOR VRAM4





DIS IVB Touch

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU-VRAM3,4 (2/4)**

Size: Custom Document Number: **Husk/Petra** Rev: **-4M**



Date: Thursday, September 06, 2012 Sheet 89 of 103



FOR VRAM5



FOR VRAM6








DIS IVB Touch

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU-VRAM5,6 (3/4)**

Size: Custom | Document Number: **Husk/Petra** | Rev: **-4M**

Date: Thursday, September 06, 2012 | Sheet: 90 of 103





SSID = PWR.Plane.Regulator_GFX




	N13P-GS-LP 71.0N13P.00U	N13P-GL 71.0N13P.80U	N13M-GS 71.0N13M.E0U
NV_VDD Boot Voltage	0.9V VID[6:0]=0110000	0.95V VID[6:0]=0101100	0.875V VID[6:0]0110010
NV_VID1	PR9215 DY	DY	63.10334.L0L
	PR9230 63.10334.L0L	63.10334.L0L	DY
NV_VID3	PR9217 DY	63.10334.L0L	DY
	PR9232 63.10334.L0L	DY	63.10334.L0L
NV_VID4	PR9218 63.10334.L0L	DY	63.10334.L0L
	PR9233 DY	63.10334.L0L	DY

PR9218 Mount , PR9233 DY For N13M-GS Vboot = 0.875V



1phase PR9259 , PR9260 mount
2phase PR9259 , PR9260 DY



Change power source Net
Wayler 12/07


PWR_DCBATOUT_VGA_CORE_2

1 phase change 0ohm

Panasonic. 0.36uH 10*11.5*4
DCR=1.1mohm
Idc=17A, Isat=24A

Vga_core
Iccmax=24A
OCP>40A

Panasonic. 0.36uH 10*11.5*4
DCR=1.1mohm
Idc=17A, Isat=24A



DIS IVB Touch

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DISCRETE VGA POWER**

Size	Document Number	Rev
Custom	Husk/Petra	-4M
Date:	Thursday, September 06, 2012	Sheet 93 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

DIS IVB Touch

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size
A4

Document Number

Husk/Petra

Rev

-4M

Date: Thursday, September 06, 2012

Sheet 94 of 103


5

4

3

2

1



DIS IVB Touch

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
CRT Switch		
Size	Document Number	Rev
A3	Husk/Petra	-4M
Date:	Thursday, September 06, 2012	Sheet 95 of 103

SSID = SDIO

DIS IWB Touch

緯創資通		Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.		
TOUCH PANEL		
Size A2	Document Number Husk/Petra	Rev -4M
Date Thursday, September 06, 2012	Sheet 98	of 100


CPU





34.4TU18.001
2nd = 34.4TU18.101 2nd = 34.4TU18.101 2nd = 34.4TU18.101

34.4TU18.001
2nd = 34.4TU18.101
Muxless
VGA



Check test point




Test Point放在Dimm Door打開可量測處



-4M_201208070840



-2 : EMI



-4M-201208031615

DIS I/B Touch


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3 Document Number: **Husk/Petra** Rev: **-4M**

Date: Thursday, September 06, 2012 Sheet: 97 of 103

Power Sequence



DIS IVB Touch


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Change History		
Size A3	Document Number Husk/Petra	Rev -4M
Date: Thursday, September 06, 2012	Sheet 98	of 103

Intel-Power Up Sequence


(AC mode)



red word: KBC GPIO




(DC mode)

red word: KBC GPIO







PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



5

4

3

2

1

D

D

C

C

B

B

A

A

DIS IVB Touch

緯創資通 Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
USB charger	
Title USB charger	Document Number Husk/Petra
Size A3	Rev -4M
Date: Thursday, September 06, 2012	Sheet 103 of 103

5

4

3

2

1