

Colossus 15/17 DIS_OPT Schematic IVY Bridge (rPGA989) Intel PCH (Panther Point)

**REV:-1
2012-01-05.**

DY:No stuff
DIS_OPT:DISCRTE OPTIMUS installed
DY_35W:No stuff on 35W CPU
DY_45W:No stuff on 45W CPU
CR_Balen17:Stuff for 17"
CR_Goya:Stuff for 15"

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Colossus

Rev
1


Date: Wednesday, January 04, 2012

Sheet 1 of 103

COLOSSUS Block Diagram

SYSTEM DC/DC TPS51461 48		CPU DC/DC VT1323 42-44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5	VCCSA=0D85V_S0	DCBATOUT(5V_S5)	VCC_CORE
SYSTEM DC/DC SN1003055RUWR 45		SYSTEM DC/DC RT8223M_5V/3D3V 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5/3D3V_S5	1D05V_S0	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC RT8207MZ 46		GFX DC/DC VT1323 42-44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT(5V_S5)	VCC_GFXCORE
VGA NCP3218G 92		CHARGER BQ24738 40	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE	AD+ BT+	DCBATOUT
SYSTEM DC/DC RT8068A 47		SYSTEM DC/DC VT385FCX 93	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S5	1D8V_S0	3D3V_S0 1D5V_S0 1D5V_S3	3D3V_VGA_S0 1D5V_VGA_S0 1V05_VGA_S0
Switches 36		PCB LAYER (DISCRETE)	
INPUTS	OUTPUTS	L1:Top L5:VCC L2:GND L6:Signa L3:Signal L7:GND L4:Signal L8::Bottom	
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0		

Project code : 91.4ST01.001
PCB P/N : 11254
Revision : -1



PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_S0 VCCSA_OD85V OD75V_S0 VCC_CORE VCC_OFCORE 3D3V_VGA_S0 1D5V_VGA_S0 1D05V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 3.3V 1D5V 1D05V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3		ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN		ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV		
Device		Address	Hex	Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA		
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA		
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK		

USB3.0 Table

USB	
Pair	Device
1	I/O CONN. 1
2	FREE
3	I/O CONN. 2
4	I/O CONN. 3

USB2.0 Table

Pair	Device
0	USB 3.0 I/O CONN. 1
1	N/A
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN.
10	Camera
11	FREE
12	FREE
13	FREE

PCIe Routing

LANE1	N/A
LANE2	17"Card Reader
LANE3	15"Card Reader
LANE4	Mini Card1(WLAN)
LANE5	N/A
LANE6	Intel GBE LAN / LAN
LANE7	N/A
LANE8	N/A

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	HDD2
3	N/A
4	ODD
5	N/A

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content		
Title	Document Number	Rev
	Colossus	1
Date: Monday, December 26, 2011	Sheet 3 of	103

CPU(1/7)

IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.

NOTE: EDP_HP
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.
If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-up resistor on the motherboard.
This signal can be left as no connect if entire eDP interface is disabled.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.



PEG Compensation

NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

633996-302

Hand control CPU1 P/N


- | | |
|--------------------|----------------|
| 2ND = 62.10055.321 | 1st 633996-302 |
| 3RD = 62.10055.551 | 2nd 633996-501 |
| | 3rd 633996-301 |

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU(1/7): DMI/PEG/FDI			
Title	Document Number		
Size A3	Colossus		Rev 1
Date: Wednesday, January 04, 2012	Sheet 4	of 103	

CPU(2/7)

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)



PM_DRAM_PWRGD Traces impedance= 50 ohm

73.01G09.AAH

73.01G07.OHG
 2ND = 73.01G07.CHH
 3RD = 73.17S07.OAG


S3 Power Reduction Circuit
SM_DRAMRST#

DDR3 Compensation Signals

PUPD for JTAG signals

CPU(3/7)

IVY BRIDGE PROCESSOR (DDR3)




<Core Design>

緯創資通 **Wistron Corporation**
 21F, 86, Sec. 1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU(3/7): DDR3		
Size	Document Number	Rev
Custom	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 6 of 103

CPU(4/7) IVY BRIDGE PROCESSOR (POWER)



Place Bottom

Place Top


<Core Design>

緯創資通 Wistron Corporation
21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU(4/7): PWR	
Size	Document Number	Rev	
Custom	Colossus	1	
Date:	Wednesday, January 04, 2012	Sheet	7 of 103

CPU(6/7)

IVY BRIDGE PROCESSOR (GND)



<Core Design>



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (6/7):GND**

Size: A3	Document Number: Colossus	Rev: 1
Date: Monday, December 26, 2011	Sheet: 9	of 103


CPU(7/7)

IVY BRIDGE PROCESSOR (RESERVED)



Display Port Presence Strap 0:Enable eDP	
CFG4	1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

PEG DEFER TRAINING	
CFG7	1:(Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed

PCIe Port Bifurcation Straps	
CFG[6:5]	11:(Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 11 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 12 of 103




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		AOAC	
Size	Document Number	Date	Rev
A3	Colossus	Monday, December 26, 2011	1
Date: Monday, December 26, 2011		Sheet 13	of 103

DIMM1 REVERSED

M_A_DQS#7[0] 6
 M_A_DQS#7[0] 6
 M_A_A[15:0] 6




Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30

 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32

Thermal EVENT

SODIMM A DECOUPLING

Layout Note:
 Place these Caps near SO-DIMMA.



010412 Update connector HP P/N, H=9.2mm
 handle control but not change library
 62.10017.U01
 2nd = 62.10017.U01
 3rd = 62.10024.H81

<Core Design>

緯創資通 Wistron Corporation
 217, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.

DDR3 SO-DIMM1
 Title: **Colossus**
 Size: Custom Document Number: **Colossus**
 Date: Wednesday, January 04, 2012 Sheet 14 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev






1

Date: Monday, December 26, 2011

Sheet 16 of 103

PCH(1/9)

INTVRMEN- Integrated
SUS 1.05V VRM Enable
High - Enable internal VRs



緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH(1/9): HDA/JTAG/SATA**

Size: A3 Document Number: **Colossus** Rev: 1

Date: Wednesday, January 04, 2012 Sheet: 17 of 103





PCH(3/9)

DSWODVREN - On Die DSW VR Enable	
HIGH (R1917 STUFFED, R1901 UNSTUFFED)	Enabled (DEFAULT)
LOW (R1917 UNSTUFFED, R1901 STUFFED)	Disabled



Intel ME-EC Interaction Signal List with and without M3 support

Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespecprive.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(3/9): DMI/FDI/PM**

Size A3 | Document Number: **Colossus** | Rev 1

Date: Wednesday, January 04, 2012 | Sheet 19 of 103

PCH(5/9)

USB2.0 Table


USB	
Pair	Device
0	USB 3.0 I/O CONN.
1	N/A
2	USB 3.0 I/O CONN.
3	USB 3.0 I/O CONN.
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 CONN(Debug)
10	Camera
11	FREE
12	FREE
13	FREE

USB3.0 Table

USB	
Pair	Device
1	I/O CONN. 1 LEFT_DOWN
2	FREE
3	I/O CONN. 2 LEFT_UP
4	I/O CONN. 3 RIGHT_UP

BOOT BIOS Strap

GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



USB 3.0/2.0 Port Pairing

USB 3.0 Port	USB 2.0 Port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3









緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **PCH(5/9): PCI/USB/NVM**

Size A3 Document Number **Colossus** Rev 1





Date: Wednesday, January 04, 2012 Sheet 21 of 103

PCH(6/9)



				GPIO6	GPIO22	GPIO1	GPIO69
Goya (15.6")	UMA	Dual Speaker (IMR)	0x1818	0	0/1	0	0
		Quad Speaker (Metal)	0x1819	1	0/1	0	0
	N13P-GS / N13P-GL	Dual Speaker (IMR)	0x181A	0	0/1	0	1
		Quad Speaker (Metal)	0x181B	1	0/1	0	1
Balen (17.3")	UMA	Quad Speaker (Metal)	0x181C	1	0/1	1	0
	N13P-GS / N13P-GL	Quad Speaker (Metal)	0x181D	1	0/1	1	1
				GPIO6	GPIO22	GPIO1	GPIO69
	H	FF	CPU 45W	17.3"	DIS		
	L	DF	CPU35W	15.6"	UMA		

NOTE TEST PIN:
A4, A44, A45, A46, A5, A6, B3, B47, B01, B09, B21, B24, B25, B26, B27, B28, B29, B30, B31, B32, B33, B34, B35, B36, B37, B38, B39, B40, B41, B42, B43, B44, B45, B46, B05, B06, C2, C16, D1, D49, E1, E49, F1, F49



FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH(6/9): GPIO/NTCF/RSVD**

Size A3 Document Number **Colossus** Rev 1

Date: Thursday, January 05, 2012 Sheet 22 of 103

VCC_PCH: 6A

PCH(7/9)




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(7/9): PWR1**

Size A3	Document Number	Rev 1
Date: Monday, December 26, 2011		Sheet 23 of 103

PCH(8/9)





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(8/9): PWR2**

Size A3	Document Number	Rev 1
Date: Tuesday, December 27, 2011		Sheet 24 of 103

PCH(9/9)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH(9/9): GND		
Size	Document Number	Rev
A3	Colossus	1
Date:	Monday, December 26, 2011	Sheet 25 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH_XDP

Size
A3

Document Number









Colossus

Rev
1

Date: Monday, December 26, 2011


Sheet 26 of 103

SSID = KBC




$$R_{SET}(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$$

where T is the trip temperature in Centigrade. R_{SET} is the set-point resistance.



90 C




MT Global Mixed-mode Technology Inc.

G709/G710



Pin Description

PIN		NAME	FUNCTION
G709	G710	SET	Temperature Set Point, Connect an external 1% resistor from SET to GND to set trip point.
1	2	GND	Ground
2	3	OT	Open-Drain Active Low Output.
3	4	HYST	Hysteresis Selection, Hysteresis is 10°C for HYST = V _{CC} , 2°C for HYST = GND.
4	5	N.C.	Not Connected.
5	6	VCC	Power-Supply Input.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
HYST Input Threshold	V _{IH}		0.7 x V _{CC}	---	---	V
	V _{IL}		---	---	0.3 x V _{CC}	V




FOR PWM FAN




<Core Design>


USE EFuse No ASF





LAN CHIP-RTL8111F



Regout power plane(1D05V)




Avoid Leakage




LanChip Power

+3.3V_LAN_S5 Rising time (10%~90%)
Spec >1ms and <100ms


25MHz Crystal



Isolate Strap Pin



Regout Switch



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **LAN RTL8111F**

Size A3	Document Number	Rev 1
Date: Wednesday, January 04, 2012		Sheet 31 of 103


RTS5229

-1 12/15 0201 0 Ohm change to short pad



(RTS5229)U3201 closed near

Vendor info update design issue



<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Card Reader-RTS5229	
Title Size A3 Date: Wednesday, January 04, 2012	Document Number Colossus Sheet 32 of 103
Rev 1	

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **1394**

Size A3	Document Number Colossus	Rev 1
------------	------------------------------------	-----------------

Date: Monday, December 26, 2011 Sheet 33 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	Colossus	1
Date: Monday, December 26, 2011		Sheet 34 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus



Rev

1

Date: Monday, December 26, 2011



Sheet 35 of 103

Power Sequence



ANNIE Run Power

Run power follow TOP-1



(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ADAPTER

Size
A3


Document Number

Colossus



Rev
1

Date: Monday, December 26, 2011


Sheet 37 of 103



AD+ total power	R1	R2
65W	178K	23.7K
90W	121K	23.7K
120W	84.5K	23.7K



RT8223M for 3V5V



$V_{out} = 2 * (1 + R1/R2)$

	GND	VREF	VREG3	VREG5
SKIPSEL	DEM	PWM	Ultrasonic	Ultrasonic
TONSEL	200k/CH1 250k/CH2	300k/CH1 375k/CH2	400k/CH1 500k/CH2	400k/CH1 500k/CH2

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8223M 5V/3D3V**

Size: A3 Document Number: **Colossus** Rev: 1





Date: Thursday, January 05, 2012 Sheet 41 of 103

SSID = CPU.Regulator




Volterra's suggestion:
 The total output MLCC is 30x22uF for 3-PHASE VCC
 The total output MLCC is 20x22uF+4x10uF for 2-PHASE VCCAXG


Boot Voltage	PR4265	PR4204
0V	887ohm	825ohm
1V	215ohm	191ohm



CPU35W DY=BLUE
CPU45W DY=RED



I_{omax}=16A
OCP>26A



Close to pin4

Differential

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **SN1003055RUWR**

Size: A3	Document Number: Colossus	Rev: 1
Date: Wednesday, January 04, 2012	Sheet: 45	of: 103


SSID = PWR.Plane.Regulator_1p5v0p75v

5

1D5V_S3 / 0D75V_S0



RT8068A for 1D8V_S0











<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
RT8068A 1D8V		
Size	Document Number	Rev
A3	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 47 of 103

TPS51461 for VCCSA





CAP CLOSED IN LVDS1



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD Connector**


Size A3	Document Number	Rev 1
Colossus		
Date: Wednesday, January 04, 2012	Sheet 49	of 103

CRT Connector




CRT DDCDATA & DDCLK level shift


Pull High 5V Design on CRT Board




CRT RGB



CRT EMI



CRT Hsync & Vsync level shift



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT CONN**


Size: A3 Document Number: **Colossus** Rev: 1

Date: Wednesday, January 04, 2012 Sheet 50 of 103


HDMI Level Shifter & CONNECTOR



Close to GPU



Close to HDMI Connector




2ND = 84.2N702.E3F

Routing Guidelines:





CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

HDMI CONN



22.10296.711

2ND = 22.10296.751



<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
HDMI Level Shifter/Conn	
Colossus	
Size A3	Rev 1
Date: Wednesday, January 04, 2012	Sheet 51 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Display Port

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 52 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 53 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 54 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1




Date: Monday, December 26, 2011

Sheet 55 of 103



SATA HDD1 Connector

SATA HDD2 Connector


CHECK HDD conn model pin define_ME wire





ODD Connector



SATA Zero Power ODD



SUPPORT ZERO SATA ODD



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD**

Size: A3 Document Number: **Colossus** Rev: 1

Date: Wednesday, January 04, 2012 Sheet 56 of 103


(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ESATA			
Size	Document Number		Rev
A3	Colossus		1
Date: Monday, December 26, 2011		Sheet 57	of 103



White LED for connectivity and Amber LED for activity located on RJ-45 connector

close to XF1




AMBER = LAN ACK

RJ451



- (1) route on bottom as differential pairs.
- (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3) No vias, No 90 degree bends.
- (4) pairs must be equal lengths.
- (5) 6mil trace width, 12mil separation.
- (6) 36mil between pairs and any other trace.
- (7) Must not cross ground moat, except RJ-45 moat.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RJ45+ Transformer**

Size: A3 Document Number: **Colossus** Rev: 1


Date: Wednesday, January 04, 2012 Sheet 59 of 103

SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH & KBC

Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil



-1 1223 Reversed TP6001~TP6008 / R6007~R6010 is DY
 1, 測試點請使用14mil, 測試之間距離75mil以上。
 2, 測試點必須在Top層。

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash**


Size: A3 Document Number: **Colossus** Rev: **1**

Date: Wednesday, January 04, 2012 Sheet: 60 of 103

RESERVED USB 2.0/3.0 BD

SSID = USB

Power switcher Low active




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
USB Power SW USB IO		
Size	Document Number	Rev
A3	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 61 of 103

Power switcher Low active






USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+


USB3_1




USB3_2



Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)



Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title		USB3.0	
Size A3	Document Number	Colossus	
Date: Thursday, January 05, 2012	Sheet 62 of 103	Rev	1

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Resered(Bluetooth)			
Size	Document Number	Rev	
A3	Colossus	1	
Date: Monday, December 26, 2011		Sheet 63	of 103

Finger Printer



-1 12/23 FP1 change source

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print Conn

Size

A4

Document Number

Colossus

Rev



1

Date: Wednesday, January 04, 2012

Sheet 64 of 103


SSID = Wireless

Mini-Card--WLAN
Half minicard



51 BT_DISABLE_L
(low active to disable Bluetooth)

Pin	Active	Function
5	High(3V)	GPIO/BT_WAKE
20	High(3V)	WIFI_Enable
47	Reserved	BT_PRISEL(coexistence)
51	Reserved	BTCX_STAT(coexistence)



2ND = 20.F1697.052
3RD = Main:62.10043.F91

677869-FM8

- 1st 677869-FM8
- 2nd 677869-AM8
- 3rd 677869-BM8
- 4th 677869-LM8

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **MINICARD(WLAN+Bluetooth)/CONN**

Size A4	Document Number	Rev 1
Colossus		

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 66 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1


Date: Monday, December 26, 2011

Sheet 67 of 103


SSID = User.Interface

On Keyboard LEDs


Cap locks LED (White)




Mute LED (Amber)



Wireless LED (White-On, Amber-Off)



Touchpad LED (Amber)




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

LED Bard/Power Button			
Colossus			
Size A4	Document Number	Rev 1	
Date: Wednesday, January 04, 2012		Sheet 68 of 103	


SSID = KBC

Internal KeyBoard Connector




20.K0661.032
2nd = 20.K0660.032
3rd = 20.K0676.032


<<< KROW[0..7] 27
>>> KCOL[0..17] 27
KB_BL_DETECT
HIGH = BL SKU
LOW = NON-BL SKU





Internal KeyBoard Backlight Connector



A Cover Logo Backlight



Touch Pad



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**

Size A3	Document Number	Rev 1
Date: Wednesday, January 04, 2012		Sheet 69 of 103

(Hall sensor at Power BD)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A3

Document Number


Colossus

Rev
1

Date: Monday, December 26, 2011


Sheet 70 of 103

DEBUG BD for Factory Test



ZZ.00PAD.Y41
-1 0102

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Dubug connector		
Size A4	Document Number Colossus	Rev 1
Date: Wednesday, January 04, 2012		Sheet 71 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 72 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus


Rev

1

Date: Monday, December 26, 2011

Sheet 73 of 103

2 IN1 CARD-READER (SD/MMC)



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A4

Document Number

Colossus

Rev
1

Date: Wednesday, January 04, 2012

Sheet 74 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 75 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 76 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		TPM	
Size	Document Number	Date	Rev
A3	Colossus	Monday, December 26, 2011	1
Date: Monday, December 26, 2011		Sheet 77	of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus


Rev

1

Date: Monday, December 26, 2011

Sheet 78 of 103

ACCELEROMETER



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ACCELEROMETER

Size A4 Document Number Rev 1

Colossus

Date: Wednesday, January 04, 2012 Sheet 79 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011


Sheet 80 of 103

(Blanking)


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	Colossus	1	
Date: Monday, December 26, 2011		Sheet 81	of 103



Card Reader BD 15"=DY 17"=PHASE IN



USB BD(USB3.0*1+USB2.0*1)



POWER BUTTON BD



TOUCHPAD BD PAGE 69


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **IO Board Connector**

Size: A3 Document Number: **Colossus** Rev: 1

Date: Wednesday, January 04, 2012 Sheet: 82 of 103



dGPU Reset

21 DGPU_HOLD_RST#

18 CLK_PCE_VGA

18 CLK_PCE_VGA#

3D3V_VGA_S0

73.01G08.EMG

18 CLK_PCE_VGA

18 CLK_PCE_VGA#

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

3D3V_VGA_S0

DIS_OPT

4 PEG_TXP[0..7]


4 PEG_TXN[0..7]

4 PEG_RXP[0..7]

4 PEG_RXN[0..7]

PEG_RXP0	C8301	S0D2410V2KX-1GP	PEG_C_RXP0	AK14	PEG_TX0	PEX_TX0
PEG_RXN0	C8302	S0D2410V2KX-1GP	PEG_C_RXN0	AJ14	PEG_TX0#	PEX_TX0#
PEG_RXP1	C8303	S0D2410V2KX-1GP	PEG_C_RXP1	AH14	PEG_TX1	PEX_TX1
PEG_RXN1	C8304	S0D2410V2KX-1GP	PEG_C_RXN1	AG14	PEG_TX1#	PEX_TX1#
PEG_RXP2	C8305	S0D2410V2KX-1GP	PEG_C_RXP2	AK15	PEG_TX2	PEX_TX2
PEG_RXN2	C8306	S0D2410V2KX-1GP	PEG_C_RXN2	AJ15	PEG_TX2#	PEX_TX2#
PEG_RXP3	C8307	S0D2410V2KX-1GP	PEG_C_RXP3	AL16	PEG_TX3	PEX_TX3
PEG_RXN3	C8308	S0D2410V2KX-1GP	PEG_C_RXN3	AK16	PEG_TX3#	PEX_TX3#
PEG_RXP4	C8309	S0D2410V2KX-1GP	PEG_C_RXP4	AK17	PEG_TX4	PEX_TX4
PEG_RXN4	C8310	S0D2410V2KX-1GP	PEG_C_RXN4	AJ17	PEG_TX4#	PEX_TX4#
PEG_RXP5	C8311	S0D2410V2KX-1GP	PEG_C_RXP5	AH17	PEG_TX5	PEX_TX5
PEG_RXN5	C8312	S0D2410V2KX-1GP	PEG_C_RXN5	AG17	PEG_TX5#	PEX_TX5#
PEG_RXP6	C8313	S0D2410V2KX-1GP	PEG_C_RXP6	AK18	PEG_TX6	PEX_TX6
PEG_RXN6	C8314	S0D2410V2KX-1GP	PEG_C_RXN6	AJ18	PEG_TX6#	PEX_TX6#
PEG_RXP7	C8315	S0D2410V2KX-1GP	PEG_C_RXP7	AL19	PEG_TX7	PEX_TX7
PEG_RXN7	C8316	S0D2410V2KX-1GP	PEG_C_RXN7	AK19	PEG_TX7#	PEX_TX7#
			PEG_TXP7	AN20	PEG_TX7	PEX_TX7#
			PEG_TXN7	AM20	PEG_TX7#	PEX_TX7#
			PEG_TX8	AK20	PEG_TX8	PEX_TX8
			PEG_TX8#	AJ20	PEG_TX8#	PEX_TX8#
			PEG_RX8	AK21	PEG_RX8	PEX_RX8
			PEG_RX8#	AJ21	PEG_RX8#	PEX_RX8#
			PEG_RX9	AK21	PEG_RX9	PEX_RX9
			PEG_RX9#	AJ21	PEG_RX9#	PEX_RX9#
			PEG_TX10	AK21	PEG_TX10	PEX_TX10#
			PEG_TX10#	AJ21	PEG_TX10#	PEX_TX10#
			PEG_RX10	AK23	PEG_RX10	PEX_RX10#
			PEG_RX10#	AJ23	PEG_RX10#	PEX_RX10#
			PEG_TX11	AK22	PEG_TX11	PEX_TX11#
			PEG_TX11#	AJ22	PEG_TX11#	PEX_TX11#
			PEG_RX11	AK23	PEG_RX11	PEX_RX11#
			PEG_RX11#	AJ23	PEG_RX11#	PEX_RX11#
			PEG_TX12	AK23	PEG_TX12	PEX_TX12#
			PEG_TX12#	AJ23	PEG_TX12#	PEX_TX12#
			PEG_RX12	AK24	PEG_RX12	PEX_RX12#
			PEG_RX12#	AJ24	PEG_RX12#	PEX_RX12#
			PEG_TX13	AK23	PEG_TX13	PEX_TX13#
			PEG_TX13#	AJ23	PEG_TX13#	PEX_TX13#
			PEG_RX13	AK26	PEG_RX13	PEX_RX13#
			PEG_RX13#	AJ26	PEG_RX13#	PEX_RX13#
			PEG_TX14	AK24	PEG_TX14	PEX_TX14#
			PEG_TX14#	AJ24	PEG_TX14#	PEX_TX14#
			PEG_RX14	AK26	PEG_RX14	PEX_RX14#
			PEG_RX14#	AJ26	PEG_RX14#	PEX_RX14#
			PEG_TX15	AK25	PEG_TX15	PEX_TX15#
			PEG_TX15#	AJ25	PEG_TX15#	PEX_TX15#
			PEG_RX15	AK27	PEG_RX15	PEX_RX15#
			PEG_RX15#	AJ27	PEG_RX15#	PEX_RX15#

71.0N13P.00U 669120-001



3.3V +/- 5%
120mA
(See NV DG)

X7R, Under GPU.





POWER IC

IU Under GPU
4.7U NEAR TO GPU
10U mid TO GPU



IU Under GPU
4.7U NEAR TO GPU
10U mid TO GPU


1.05V +/- 3%
120mA
(See NV DG)

LVDS Interface



HDMI Interface






01/04/12 N13P-GL

Strap Option for N13P-GL/LP/GS/GT

Strap Name	GPU SKU	Logical strapping name bit#2	Logical strapping name bit#2	Logical strapping name bit#1	Logical strapping name bit#0	Set your BOM according to this column	Comment from NVIDIA
ROM_S0		XCLK_417(FR1)	FB_0_BAR_SIZE(FR0)	SMB_ALT_ADDR	VGA_DEVICE		
	N13P-GL	0	0	0	1		PULL DOWN 10K
	N13P-LP	0	0	0	1		PULL DOWN 10K
	N13P-GS	1	0	0	1		PULL UP 10K
	N13P-GT	1	0	0	1		PULL UP 10K
ROM_SCLK		PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM		
	N13P-GL	0	0	1	0		PULL DOWN 15K
	N13P-LP	0	0	1	0		PULL DOWN 15K
	N13P-GS	1	0	0	0		PULL UP 4.99K
	N13P-GT	1	0	0	0		PULL UP 4.99K
ROM_SI		RAMCFG[3]	RAMCFG[2]	RAMCFG[2]	RAMCFG[0]		
	Hynix	X	X	X	X		This is depends on what Vram you will use. Please check label RTL.
STRAP2		PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]		
	N13P-GL	1	0	0	1		N13P-GL DID => 8x8DE3
	N13P-LP	1	0	0	1		N13P-LP DID => 8x8DE8
	N13P-GS	0	0	1	1		N13P-GS DID => 8x8FD3
	N13P-GT	0	0	1	1		N13P-GT DID => 8x8FD2
STRAP1		SGID_PADCFG[3]	SGID_PADCFG[2]	SGID_PADCFG[1]	SGID_PADCFG[0]		
	N13P-GL	0	1	1	1		PULL DOWN 45.3K
	N13P-LP	0	1	1	1		PULL DOWN 45.3K
	N13P-GS	0	1	1	1		PULL DOWN 34.8K
	N13P-GT	0	1	1	1		PULL DOWN 34.8K
STRAP0		USER[3]	USER[2]	USER[1]	USER[0]		
	N13P-GL	1	1	1	1		PULL UP 45.3K
	N13P-LP	1	1	1	1		PULL UP 45.3K
	N13P-GS	1	1	1	1		PULL UP 45.3K
	N13P-GT	1	1	1	1		PULL UP 45.3K
STRAP3		SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED		
	N13P-GL	0	0	0	0		PULL DOWN 4.99K
	N13P-LP	0	0	0	0		PULL DOWN 4.99K
	N13P-GS	0	0	0	0		PULL DOWN 4.99K
	N13P-GT	0	0	0	0		PULL DOWN 4.99K
STRAP4		RESERVED	PCI_SPEED_CHANGE_GEN0	PCI_MAX_SPEED	DP_PLL_VDD03V		
	N13P-GL	0	0	1	1		PULL DOWN 10K
	N13P-LP	0	0	1	1		PULL DOWN 10K
	N13P-GS	0	1	1	1		PULL DOWN 45.3K
	N13P-GT	0	1	1	1		PULL DOWN 45.3K

EDP 60A (TDP 55W)



VGA1I 9 OF 17
15/17 GND_1/2

A2	GND	GND 71	AM25
AA17	GND 5	GND 72	AN1
AA18	GND 6	GND 73	AN13
AA20	GND 7	GND 75	AN16
AA22	GND 8	GND 76	AN19
AB14	GND 9	GND 77	AN22
AB16	GND 10	GND 78	AN25
AB19	GND 11	GND 79	AN30
AB2	GND 12	GND 80	AN34
AB21	GND 14	GND 81	AN4
AB3	GND 2	GND 82	AN7
AB23	GND 2	GND 83	AF2
AB28	GND 16	GND 84	AP33
AB30	GND 17	GND 85	B1
AB32	GND 18	GND 86	B10
AB5	GND 19	GND 87	B22
AA23	GND 20	GND 88	B28
AC13	GND 7	GND 89	B29
AB15	VDD 8	GND 90	B31
AB17	VDD 9	GND 91	B4
AB18	VDD 10	GND 92	B4
AB20	VDD 11	GND 93	B7
AB22	VDD 12	GND 94	C10
AC12	VDD 25	GND 95	C13
AC14	VDD 14	GND 96	C19
AC16	VDD 15	GND 97	C2
AC18	VDD 16	GND 98	T17
AC21	VDD 17	GND 99	C28
AC23	VDD 18	GND 100	D2
M12	VDD 32	GND 101	D31
M14	VDD 20	GND 102	D31
VDD 19	VDD 21	GND 103	E10
M16	VDD 22	GND 104	E22
M19	VDD 23	GND 105	E22
M21	VDD 24	GND 106	E5
M16	VDD 25	GND 107	E7
M13	VDD 26	GND 108	F28
N15	VDD 27	GND 109	F7
N17	VDD 27	GND 110	G10
N18	VDD 27	GND 111	G10
NH2	VDD 28	GND 112	G13
AH24	GND 40	GND 113	G16
AH28	GND 41	GND 114	G19
AH29	GND 42	GND 115	G2
AH30	GND 43	GND 116	G22
AH32	GND 44	GND 117	G25
AH33	GND 45	GND 118	G28
AH5	GND 46	GND 119	G3
AH7	GND 47	GND 120	G30
AJ7	GND 37	GND 121	G33
AK10	GND 48	GND 122	G5
AK7	GND 50	GND 123	G5
AL12	GND 51	GND 124	K2
AL14	GND 52	GND 125	K28
AL15	GND 53	GND 126	K30
AL17	GND 54	GND 127	K32
AL18	GND 54	GND 128	K33
AL2	GND 56	GND 130	K7
AL20	GND 58	GND 131	M13
AL21	GND 58	GND 132	M15
AL23	GND 59	GND 133	M17
AL24	GND 60	GND 134	M18
AL26	GND 61	GND 135	M18
AL28	GND 62	GND 136	M20
AL30	GND 63	GND 137	M22
AL32	GND 64	GND 138	N12
AL33	GND 65	GND 139	N14
AL5	GND 66	GND 140	N16
AM13	GND 67		
AM16	GND 68		
AM19	GND 69		
AM22	GND 70		

N13P-GS-A1-GP
71.0N13P.00U DIS_OPT


VGA1E 5 OF 17
9/17 XVDD

CONFIGURABLE POWER CHANNELS

XVDD_1	L11
XVDD_2	L12
XVDD_3	L13
XVDD_4	L14
XVDD_5	L15
XVDD_6	L16
XVDD_7	L17
XVDD_8	L18
XVDD_9	V1
XVDD_10	V2
XVDD_11	V3
XVDD_12	V4
XVDD_13	V5
XVDD_14	V6
XVDD_15	V8
XVDD_16	V8
XVDD_17	W2
XVDD_18	W3
XVDD_19	W4
XVDD_20	W6
XVDD_21	W7
XVDD_22	W8
XVDD_23	Y1
XVDD_24	Y2
XVDD_25	Y3
XVDD_26	Y4
XVDD_27	Y6
XVDD_28	Y6
XVDD_29	Y7
XVDD_30	Y8
XVDD_31	AA1
XVDD_32	AA2
XVDD_33	AA3
XVDD_34	AA4
XVDD_35	AA5
XVDD_36	AA6
XVDD_37	AA7
XVDD_38	AA8

N13P-GS-A1-GP
71.0N13P.00U

XVDD_1~38=No Connect



N13P-GS-A1-GP
71.0N13P.00U DIS_OPT

0.1U Under GPU

4.7U NEAR TO GPU

1U NEAR TO GPU

DIS_OPT 71.0N13P.00U

DIS_OPT 71.0N13P.00U



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **GPU_DPPWR/GND(5/5)**



Size: Document Number
Custom: **Colossus** Rev 1

Date: Wednesday, January 04, 2012 Sheet 87 of 103






Frame Buffer Partition A-Upper Half





Frame Buffer Partition B-Upper Half







Core Design

VGA chip sequence: 3V_VGA_S0>VGA_CORE>1D5V_VGA>1D05V_VGA

3V_VGA_S0




VGA_CORE

1.5V_VGA_S0




1D05V_VGA

3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D5V_VGA_S0 should ramp up
so 1D05V_VGA_S0_EN have to fine tune RC delay
after VGA_Core
1D05V_VGA_S0
Design current = 3.8A



1D5V_VGA_S0
Design current = 9A



(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Reserved	
Size	Document Number	Date	Rev
A3	Colossus	Monday, December 26, 2011	1
Date: Monday, December 26, 2011		Sheet 94	of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	Colossus	1	
Date: Monday, December 26, 2011		Sheet 95	of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number


Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 96 of 103















-1 0104 by Thermal

Core Design

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		Rev
UNUSED PARTS/EMI Capacitors		
Size	Document Number	1
A4	Colossus	
Date:	Wednesday, January 04, 2012	Sheet 97 of 103



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Change History**

Size: A3	Document Number: Colossus	Rev: 1
Date: Monday, December 26, 2011	Sheet: 98 of 103	

Chief River Platform Power Sequence


(AC mode)

red word: KBC GPIO



1D5V_VGA_S0(Discrete only)

N13P Power-Up/Down Sequence



For power-down, reversing the ramp-up sequence is recommended.

(DC mode)

red word: KBC GPIO







Figure 18. Recommended Power Off Sequencing Order


COLOSUSS POWER BLOCK DIAGRAM




PCH SMBus Block Diagram




KBC SMBus Block Diagram





Thermal Block Diagram




Audio Block Diagram





mSATA



- 1st 677867-FM5
- 2nd 677867-AM5
- 3rd 677867-BM5
- 4th 677867-LM5

Pin #	Name	Description	Pin #	Name	Description
1	Reserved	NC	2	V33	3.3V power
3	Reserved	NC	4	GND	Return Current Path
5	Reserved	NC	6	V15	1.5V power (Unused)
7	Reserved	NC	8	Reserved	NC
9	GND	Return Current Path	10	Reserved	NC
11	Reserved	NC	12	Reserved	NC
13	Reserved	NC	14	Reserved	NC
15	GND	Return Current Path	16	Reserved	NC
Key					
17	Reserved	NC	18	GND	Return Current Path
19	Reserved	NC	20	Reserved	NC
21	GND	Return Current Path	22	Reserved	NC
23	B+	Differential Signal Pair B (Device Tx)	24	V33	3.3V power
25	B-		26	GND	Return Current Path
27	GND	Return Current Path	28	V15	1.5V power (Unused)
29	GND	Return Current Path	30	Reserved	NC
31	A-	Differential Signal Pair A (Device Rx)	32	Reserved	NC
33	A+		34	GND	Return Current Path
35	GND	Return Current Path	36	Reserved	NC
37	GND	Return Current Path	38	Reserved	NC
39	V33	3.3V power	40	GND	Return Current Path
41	V33	3.3V power	42	Reserved	NC
43	GND	Return Current Path	44	Reserved	NC
45	Vendor	No connect at Host side	46	Reserved	NC
47	Vendor	No connect at Host side	48	V15	1.5V power (Unused)
49	DAS/DSS	Drive Activity Signal	50	GND	Return Current Path
51	Presense ²	Device Presense	52	V33	3.3V power

Note: ¹ DAS/DSS signal is not use for this drive. (DAS Signal output is optional)
² Presense pin is Connected to GND by device side. (220 Ω Pull Down)

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **mSATA**

Size A3	Document Number	Rev 1
Colossus		
Date: Wednesday, January 04, 2012	Sheet 103	of 103