


# SJV50 Block

## Diagram



Project code: 91.4BU01.001  
PCB P/N : 48.4BU01.0SB  
REVISION : 08244-SB

| SYSTEM DC/DC ISL62392 41 |  |
|--------------------------|--|
| INPUTS                   | OUTPUTS  |
| DCBATOUT                 | 5V_S5 (6A)<br>3D3V_S5 (7A)<br>5V_AUX_S5<br>3D3V_AUX_S5 |
| SYSTEM DC/DC TPS51124 42 |  |
| INPUTS                   | OUTPUTS  |
| DCBATOUT                 | 1D05V_S0 (9A)<br>1D8V_S3 (13A)                         |
| RT9026 43                |  |
| 1D8V_S3                  | DDR_VREF_S3 (1.2A)                                     |
| RT9018 44                |  |
| 1D8V_S3                  | 1D1V_S0 (2A)   |
| RT9018 44                |  |
| 1D8V_S3                  | 1D5V_S0 (2.5A)   |
| CHARGER ISL88731A 46     |  |
| INPUTS                   | OUTPUTS  |
| DCBATOUT                 | BT+  |
| CPU DC/DC ISL6266A 40    |  |
| INPUTS                   | OUTPUTS  |
| DCBATOUT                 | VCC_CORE 38A   |
| VGA CORE RT8202 48       |  |
| INPUTS                   | OUTPUTS  |
| DCBATOUT                 | VGA_CORE 13A   |
| GFXCORE ISL6263A 45      |  |
| INPUTS                   | OUTPUTS  |
| DCBATOUT                 | VCC_GFXCORE (11A)                                      |

# A ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

| Signal                        | Usage/When Sampled   | Comment  |
|-------------------------------|--|--|
| HDA_SDOUT                     | XOR Chain Entrance/<br>PCIE Port Config1 bit1,<br>Rising Edge of PWROK | Allows entrance to XOR Chain testing when TP3<br>pulled low. When TP3 not pulled low at rising edge<br>of PWROK, sets bit1 of RPC.PC(Config Registers:<br>offset 224h). This signal has weak internal pull-down            |
| HDA_SYNC                      | PCIE config1 bit0,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-down.<br>Sets bit0 of RPC.PC(Config Registers:Offset 224h)  |
| GNT2#/<br>GPIO53              | PCIE config2 bit2,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-up.<br>Sets bit2 of RPC.FC2(Config Registers:Offset 0224h)  |
| GPIO20                        | Reserved   | This signal should not be pulled high.   |
| GNT1#/<br>GPIO51              | ESI Strap (Server Only)<br>Rising Edge of PWROK                        | ESI compatible mode is for server platforms only.<br>This signal should not be pulled low for desktop<br>and mobile.   |
| GNT3#/<br>GPIO55              | Top-Block<br>Swap Override.<br>Rising Edge of PWROK.                   | Sampled low: Top-Block Swap mode(inverts A16 for<br>all cycles targeting FWH BIOS space).<br>Note: Software will not be able to clear the<br>Top-Swap bit until the system is rebooted<br>without GNT3# being pulled down. |
| GNT0#:<br>SPI_CS1#/<br>GPIO58 | Boot BIOS Destination<br>Selection 0:1.<br>Rising Edge of PWROK.       | Controllable via Boot BIOS Destination bit<br>(Config Registers:Offset 3410h:bit 11:10).<br>GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.  |
| SPI_MOSI                      | Integrated TPM Enable,<br>Rising Edge of CLPWROK                       | Sample low: The Integrated TPM will be disabled.<br>Sample high: the MCH TPM enable strap is sampled<br>low and the TPM Disable bit is clear, the<br>Integrated TPM will be enable.  |
| GPIO49                        | DMI Termination Voltage,<br>Rising Edge of PWROK.                      | The signal is required to be low for desktop<br>applications and required to be high for<br>mobile applications.   |
| SATALED#                      | PCI Express Lane<br>Reversal. Rising Edge<br>of PWROK.                 | Signal has weak internal pull-up. Sets bit 27<br>of MPC.LR(Device 28:Function 0:Offset D8)   |
| SPKR                          | No Reboot.<br>Rising Edge of PWROK.                                    | If sampled high, the system is strapped to the<br>"No Reboot" mode(ICH9 will disable the TCO Timer<br>system reboot feature). The status is readable<br>via the NO REBOOT bit.   |
| TP3                           | XOR Chain Entrance.<br>Rising Edge of PWROK.                           | This signal should not be pull low unless using<br>XOR Chain testing.  |
| GPIO33/<br>HDA_DOCK<br>_EN#   | Flash Descriptor<br>Security Override Strap<br>Rising Edge of PWROK    | Sampled low:the Flash Descriptor Security will be<br>overridden. If high, the security measures will be<br>in effect.This should only be enabled in manufacturing<br>environments using an external pull-up resister.      |

# B ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

| SIGNAL                   | Resistor Type/Value  |
|--------------------------|--|
| CL_CLK[1:0]              | PULL-UP 20K  |
| CL_DATA[1:0]             | PULL-UP 20K  |
| CL_RST0#                 | PULL-UP 20K  |
| DPRSLPVR/GPIO16          | PULL-DOWN 20K  |
| ENERGY_DETECT            | PULL-UP 20K  |
| HDA_BIT_CLK              | PULL-DOWN 20K  |
| HDA_DOCK_EN#/GPIO33      | PULL-UP 20K  |
| HDA_RST#                 | PULL-DOWN 20K  |
| HDA_SDIN[3:0]            | PULL-DOWN 20K  |
| HDA_SDO                  | PULL-DOWN 20K  |
| HDA_SYNC                 | PULL-DOWN 20K  |
| GLAN_DOCK#               | The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller |
| GNT[3:0]#/GPIO[55,53,51] | PULL-UP 20K  |
| GPIO[20]                 | PULL-DOWN 20K  |
| GPIO[49]                 | PULL-UP 20K  |
| LDA[3:0]#/FWH[3:0]#      | PULL-UP 20K  |
| LAN_RXD[2:0]             | PULL-UP 20K  |
| LDRQ[0]                  | PULL-UP 20K  |
| LDRQ[1]/GPIO23           | PULL-UP 20K  |
| PME#                     | PULL-UP 20K  |
| PWRBTN#                  | PULL-UP 20K  |
| SATALED#                 | PULL-UP 15K  |
| SPI_CS1#/GPIO58/CLGPIO6  | PULL-UP 20K  |
| SPI_MOSI                 | PULL-DOWN 20K  |
| SPI_MISO                 | PULL-UP 20K  |
| SPKR                     | PULL-DOWN 20K  |
| TACH_[3:0]               | PULL-UP 20K  |
| TP[3]                    | PULL-UP 20K  |
| USB[11:0][P,N]           | PULL-DOWN 15K  |

# C ICH9M Integrated Pull-up and Pull-down Resistors


D Cantiga chipset and ICH9M I/O controller  
Hub strapping configuration


Montevina Platform Design guide 22339 0.5  
page 218


| Pin Name                                     | Strap Description  | Configuration  |
|--|--|--|
| CFG[2:0]                                     | FSB Frequency Select   | 000 = FSB1067<br>011 = FSB667<br>010 = FSB800<br>others = Reserved   |
| CFG[4:3]<br>CFG8<br>CFG[15:14]<br>CFG[18:17] | Reserved   |  |
| CFG5   | DMI x2 Select  | 0 = DMI x2<br>1 = DMI x4 (Default)   |
| CFG6   | iTPM Host Interface  | 0= The iTPM Host Interface is enabled(Note2)<br>1=The iTPM Host Interface is disabled(default)   |
| CFG7   | Intel Management engine Crypto strap                         | 0 = Transport Layer Security (TLS) cipher suite with no confidentiality<br>1 = TLS cipher suite with confidentiality (default)   |
| CFG9   | PCIE Graphics Lane   | 0 = Reverse Lanes,15->0,14->1 ect..<br>1= Normal operation(Default):Lane Numbered in order   |
| CFG10  | PCIE Loopback enable   | 0 = Enable (Note 3)<br>1= Disabled (default)   |
| CFG[13:12]                                   | XOR/ALL  | 00 = Reserve<br>10 = XOR mode Enabled<br>01 = ALLZ mode Enabled, (Note 3)<br>11 = Disabled (default)   |
| CFG16  | FSB Dynamic ODT  | 0 = Dynamic ODT Disabled<br>1 = Dynamic ODT Enabled (Default)  |
| CFG19  | DMI Lane Reversal  | 0 = Normal operation(Default): Lane Numbered in Order<br>1 = Reverse Lanes<br>DMI x4 mode[MCH -> ICH]: (3->0,2->1,1->2 and 0->3)<br>DMI x2 mode[MCH -> ICH]: (3->0,2->1) |
| CFG20  | Digital Display Port (SDVO/DP/iHDMI)<br>Concurrent with PCIe | 0 = Only Digital Display Port<br>or PCIE is operational (Default)<br>1 = Digital Display Port and PCIe are operating simultaneously via the PEG port                     |
| SDVO_CTRLDATA                                | SDVO Present   | 0 = No SDVO Card Present (Default)<br>1 = SDVO Card Present  |
| L_DDC_DATA                                   | Local Flat Panel (LFP) Present                               | 0 = LFP Disabled (Default)<br>1= LFP Card Present; PCIE disabled   |


NOTE:  
 1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.  
 2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.  
 Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


SJV50

















**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                           |                         |    |     |
|-------|---------------------------|-------------------------|----|-----|
| Title |                           | <b>Cantiga (3 of 6)</b> |    |     |
| Size  | Document Number           |                         |    | Rev |
|       | <b>SVJ50</b>              |                         |    | S   |
| Date: | Monday, February 23, 2009 | Sheet                   | 8  | of  |
|       |                           |                         | 50 |     |










**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



## **Cantiga (6 of 6)**

|       |                           |                |
|-------|---------------------------|----------------|
| Size  | Document Number           | Rev            |
|       | <b>SJV50</b>              | SA             |
| Date: | Monday, February 23, 2009 | Sheet 11 of 59 |











## PARALLEL TERMINATION

*Put decap near power(0.9V) and pull-up resistor*




## Decoupling Capacitor

*Put decap near power(0.9V)  
and pull-up resistor*




**5.2mm**

Place these Caps near DM





## **PARALLEL TERMINATION**

*Put decap near power(0.9V) and pull-up resistor*





## Decoupling Capacitor

*out decap near power(0.9V)  
and pull-up resistor*




9.3mm


## LCD/INVERTER/CCD CONN





**modify by RF**




CCD



Internal Mic




6





### ***Layout Note:***

*\* Must be a ground return path between this ground and the ground on the VGA connector.*



*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN, RGB will hit 75 Ohm first, pi-filter, then CRT CONN.*




## **CRT I/F & CONNECTOR**




### *Hsync & Vsync level shift*






SB 1216



3D3V\_S0

-1


# SATA Connector



SJV50

|   |                 |                            |
|---|-----------------|----------------------------|
| 緯創資通  |                 | <b>Wistron Corporation</b> |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |                            |
| Title   |                 |                            |
| <b>HDD CONN</b>   |                 |                            |
| Size  | Document Number | Rev                        |
| <b>SJV50</b>  |                 | SA                         |
| Date: Monday, February 23, 2009   |                 |                            |
| Sheet   | 21              | of                         |
| 59  |                 |                            |


# ODD Connector



SJV50


|   |                 |                            |
|---|-----------------|----------------------------|
| 緯創資通  |                 | <b>Wistron Corporation</b> |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |                            |
| Title   |                 |                            |
| <b>ODD</b>  |                 |                            |
| Size  | Document Number | Rev                        |
|   | <b>SJV50</b>    | SA                         |
| Date: Monday, February 23, 2009   | Sheet 22 of 59  | 1                          |


# BLUETOOTH MODULE



SJV50

|   |                 |                            |
|---|-----------------|----------------------------|
| <b>緯創資通</b>   |                 | <b>Wistron Corporation</b> |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |                            |
| Title   |                 |                            |
| <b>BLUETOOTH</b>  |                 |                            |
| Size  | Document Number | Rev                        |
|   | SJV50           | SA                         |
| Date: Monday, February 23, 2009   | Sheet 23 of 59  |                            |









1. route on bottom as differential pairs.  
 2. Tx+ / Tx- are pairs. Rx+ / Rx- are pairs.  
 3. No vias, No 90 degree bends.  
 4. pairs must be equal lengths.  
 5. 6mil trace width, 12mil separation.  
 6. 36mil between pairs and any other trace.  
 7. Must not cross ground moat, except  
 RJ-45 moat.


# LAN Connector

# LAN Connector






## PC BEEP GAIN CONTROL





Default gain is -6dB without populating the 10K-ohms pull-down resistors going to GPIO1 and GPIO2.

| GAIN  | 10K GPIO RESISTORS |
|-------|--------------------|
| 0dB   | Populate           |
| -6dB  | Omit               |
| -12dB | Populate           |
| -18dB | Omit               |




SJV50

# AUDIO OP AMPLIFIER




SJV50



# Internal Speaker




# LINE OUT




# MIC IN







## MDC 1.5 CONN



20.F0917.012

2nd = 20.F0604.012



SJV50

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**MDC**


Size Document Number

**SJV50**


Rev SA

Date: Monday, February 23, 2009


Sheet 30 of 59




#### **5 IN1 CARD-READER (SD/MMC/MS/MS Pro/XD)**




# Mini Card Connector(WLAN) Half Card Support debug-card



# Mini Card Connector(Robson2 and 3G)




3G




3G



Place near MINI1



Place near MINI2



SJV50

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



**MINI CARD**


Size A3 Document Number Rev SA


Date: Monday, February 23, 2009 Sheet 32 of 59

1 1

1 1








### GOLDEN FINGER FOR DEBUG BOARD





12,34,50 LPC\_LAD[0..3] <> LPC\_LAD[0..3]



SJV50

|   |                 |
|---|-----------------|
| <b>緯創資通</b>   |                 |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| <b>BIOS</b>   |                 |
| <b>SJV50</b>  |                 |
| Size  | Document Number |
| Rev SA  |                 |
| Date: Monday, February 23, 2009   | Sheet 35 of 59  |

# TOUCH PAD




-1 ME 0220

-1 ME 0220

SJV50


|   |                 |                            |
|---|-----------------|----------------------------|
| 緯創資通  |                 | <b>Wistron Corporation</b> |
| 21F, 88, Sec.1, Hein Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |                            |
| <b>Title</b>  |                 |                            |
| <b>Touch PAD and FP</b>   |                 |                            |
| Size  | Document Number | Rev                        |
|   |                 | SA                         |
| <b>SJV50</b>  |                 |                            |
| Date: Monday, February 23, 2009   | Sheet           | 36 of 59                   |

# LED







## *Aux Power*


3D3V AUX S5





## *Run Power*


20081120




















$$Vo = 0.8 * (1 + (R1/R2))$$


Wistron Corporation  
21F, 88, Sec.1, Hein Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                          |
|---------------------------------|--------------------------|
| Title                           |                          |
| 1D1V & 1D5V                     |                          |
| Size<br>A3                      | Document Number<br>SJV50 |
| Rev<br>SA                       |                          |
| Date: Monday, February 23, 2009 |                          |
| Sheet 44 of 59                  |                          |






# Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR



緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


**SJV50**


**SA**

Date: Monday, February 23, 2009


Sheet 47 of 59

Rev SA





## A Check test point



Test Point放在Dimm Door打開可量測處

## B CCD Conn. Test Point keep on connector side




## C Internal MIC Conn. Test Point keep on connector side




## D USB Conn. Test Point keep on connector side



## E BAT Conn. Test Point keep on connector side



## F USB CN1 Conn. Test Point keep on connector side




## G Speaker Conn. Test Point keep on connector side




## H FAN1 Conn. Test Point keep on connector side




## I KBI Conn. Test Point keep on connector side




## J DEBUG BOARD Conn. Test Point keep on connector side



## K TOUCH PAD Conn. Test Point keep on connector side




## L MMB1 Conn. Test Point keep on connector side



## M Powerbutton Conn. Test Point keep on connector side



## N DC-IN Conn. Test Point keep on connector side



SJV50

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

AFTE TP

Size

A3

Document Number


SJV50



Rev




SA


Date: Monday, February 23, 2009


Sheet 50 of 59











緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,



Taipei 11117, Taiwan, R.O.C.




N10M(5/6) MIO/ GPIO

Size Document Number Rev  
A3



AJ SJV50 SA Date: Monday, February 29, 2010 Shoot: 55 of 59

Date: Monday, February 23, 2009 Sheet 55 of 59  
1





**modify by NV**



**modify by NV**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title VRAM(2/2)  
Size Document Number Rev  
A3 SJV50 SA  
Date: Monday, February 23, 2009 Sheet 58 of 59

