



# SJV50 Block Diagram

Project code: 91.4BU01.001  
 PCB P/N : 48.4BU01.0SB  
 REVISION : 08244-SB



| SYSTEM DC/DC |  |
|--------------|--|
| ISL62392     | 41   |
| INPUTS       | OUTPUTS  |
| DCBATOUT     | 5V_S5 (6A)<br>3D3V_S5 (7A)<br>5V_AUX_S5<br>3D3V_AUX_S5 |
| SYSTEM DC/DC |  |
| TPS51124     | 42   |
| INPUTS       | OUTPUTS  |
| DCBATOUT     | 1D05V_S0 (9A)<br>1D8V_S3 (1.3A)                        |
| RT9026       |  |
| 43           |  |
| 1D8V_S3      | DDR_VREF_S3 (1.2A)                                     |
| RT9018       |  |
| 44           |  |
| 1D8V_S3      | 1D1V_S0 (2A)   |
| RT9018       |  |
| 44           |  |
| 1D8V_S3      | 1D5V_S0 (2.5A)   |
| CHARGER      |  |
| ISL88731A    | 46   |
| INPUTS       | OUTPUTS  |
| DCBATOUT     | BT+  |
| CPU DC/DC    |  |
| ISL6266A     | 40   |
| INPUTS       | OUTPUTS  |
| DCBATOUT     | VCC_CORE<br>38A  |
| VGA CORE     |  |
| RT8202       | 48   |
| INPUTS       | OUTPUTS  |
| DCBATOUT     | VGA_CORE<br>13A  |
| GFXCORE      |  |
| ISL6263A     | 45   |
| INPUTS       | OUTPUTS  |
| DCBATOUT     | VCC_GFXCORE<br>(11A)                                   |

# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

| Signal                        | Usage/When Sampled   | Comment   |
|-------------------------------|--|---|
| HDA_SDOUT                     | XOR Chain Entrance/<br>PCIE Port Config1 bit1,<br>Rising Edge of PWROK | Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down        |
| HDA_SYNC                      | PCIE config1 bit0,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)  |
| GNT2#/GPIO53                  | PCIE config2 bit2,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)  |
| GPIO20                        | Reserved   | This signal should not be pulled high.  |
| GNT1#/GPIO51                  | ESI Strap (Server Only)<br>Rising Edge of PWROK                        | ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.  |
| GNT3#/GPIO55                  | Top-Block Swap Override.<br>Rising Edge of PWROK.                      | Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down. |
| GNT0#:<br>SPI_CS1#/<br>GPIO58 | Boot BIOS Destination Selection 0:1.<br>Rising Edge of PWROK.          | Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.   |
| SPI_MOSI                      | Integrated TPM Enable,<br>Rising Edge of CLPWROK                       | Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.                                    |
| GPIO49                        | DMI Termination Voltage.<br>Rising Edge of PWROK.                      | The signal is required to be low for desktop applications and required to be high for mobile applications.  |
| SATALED#                      | PCI Express Lane Reversal. Rising Edge of PWROK.                       | Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)   |
| SPKR                          | No Reboot.<br>Rising Edge of PWROK.                                    | If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.   |
| TP3                           | XOR Chain Entrance.<br>Rising Edge of PWROK.                           | This signal should not be pull low unless using XOR Chain testing.  |
| GPIO33/<br>HDA DOCK_EN#       | Flash Descriptor Security Override Strap<br>Rising Edge of PWROK       | Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.   |

# ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

| SIGNAL                   | Resistor Type/Value   |
|--------------------------|---|
| CL_CLK[1:0]              | PULL-UP 20K   |
| CL_DATA[1:0]             | PULL-UP 20K   |
| CL_RST0#                 | PULL-UP 20K   |
| DPRSLEPVR/GPIO16         | PULL-DOWN 20K   |
| ENERGY_DETECT            | PULL-UP 20K   |
| HDA_BIT_CLK              | PULL-DOWN 20K   |
| HDA_DOCK_EN#/GPIO33      | PULL-UP 20K   |
| HDA_RST#                 | PULL-DOWN 20K   |
| HDA_SDIN[3:0]            | PULL-DOWN 20K   |
| HDA_SDOUT                | PULL-DOWN 20K   |
| HDA_SYNC                 | PULL-DOWN 20K   |
| GLAN_DOCK#               | The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller |
| GNT[3:0]#/GPIO[55,53,51] | PULL-UP 20K   |
| GPIO[20]                 | PULL-DOWN 20K   |
| GPIO[49]                 | PULL-UP 20K   |
| LDA[3:0]#/FWH[3:0]#      | PULL-UP 20K   |
| LAN_RXD[2:0]             | PULL-UP 20K   |
| LDRQ[0]                  | PULL-UP 20K   |
| LDRQ[1]/GPIO23           | PULL-UP 20K   |
| PME#                     | PULL-UP 20K   |
| PWRBTN#                  | PULL-UP 20K   |
| SATALED#                 | PULL-UP 15K   |
| SPI_CS1#/GPIO58/CLGPIO6  | PULL-UP 20K   |
| SPI_MOSI                 | PULL-DOWN 20K   |
| SPI_MISO                 | PULL-UP 20K   |
| SPKR                     | PULL-DOWN 20K   |
| TACH_[3:0]               | PULL-UP 20K   |
| TP[3]                    | PULL-UP 20K   |
| USB[11:0][P,N]           | PULL-DOWN 15K   |

# Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218


| Pin Name                                     | Strap Description   | Configuration  |
|--|---|--|
| CFG[2:0]                                     | FSB Frequency Select                                      | 000 = FSB1067<br>011 = FSB667<br>010 = FSB800<br>others = Reserved   |
| CFG[4:3]<br>CFG8<br>CFG[15:14]<br>CFG[18:17] | Reserved  |  |
| CFG5   | DMI x2 Select   | 0 = DMI x2<br>1 = DMI x4 (Default)   |
| CFG6   | iTPM Host Interface                                       | 0= The iTPM Host Interface is enabled(Note2)<br>1=The iTPM Host Interface is disabled(default)   |
| CFG7   | Intel Management engine Crypto strap                      | 0 = Transport Layer Security (TLS) cipher suite with no confidentiality<br>1 = TLS cipher suite with confidentiality (default)                                       |
| CFG9   | PCIE Graphics Lane  | 0 = Reverse Lanes,15->0,14->1 ect..<br>1= Normal operation(Default):Lane Numbered in order   |
| CFG10  | PCIE Loopback enable                                      | 0 = Enable (Note 3)<br>1= Disabled (default)   |
| CFG[13:12]                                   | XOR/ALL   | 00 = Reserve<br>10 = XOR mode Enabled<br>01 = ALLZ mode Enabled (Note 3)<br>11 = Disabled (default)  |
| CFG16  | FSB Dynamic ODT   | 0 = Dynamic ODT Disabled<br>1 = Dynamic ODT Enabled (Default)  |
| CFG19  | DMI Lane Reversal   | 0 = Normal operation(Default): Lane Numbered in Order<br>1 = Reverse Lanes<br>DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3)<br>DMI x2 mode[MCH -> ICH]:(3->0,2->1) |
| CFG20  | Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe | 0 = Only Digital Display Port or PCIe is operational (Default)<br>1 =Digital display PORT and PCIe are operating simulataneously via the PEG port                    |
| SDVO_CTRLDATA                                | SDVO Present  | 0 =No SDVO Card Present (Default)<br>1 = SDVO Card Present   |
| L_DDC_DATA                                   | Local Flat Panel (LFP) Present                            | 0 = LFP Disabled (Default)<br>1= LFP Card Present; PCIE disabled   |

### NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

SJV50

|                                 |                 |  |  |
|---------------------------------|-----------------|--|--|
| <b>緯創資通</b>                     |                 | <b>Wistron Corporation</b>   |  |
|                                 |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C. |  |
| <b>Reference</b>                |                 |  |  |
| Size A3                         | Document Number | Rev SA   |  |
| <b>SJV50</b>                    |                 |  |  |
| Date: Monday, February 23, 2009 | Sheet 2 of 59   |  |  |



12/30 EMI capacitor for Antenna team suggestion  
**ICS9LPRS365YGLFT setting table**

| PIN NAME             | DESCRIPTION   |
|----------------------|---|
| <b>PCIO/CR#_A</b>    | Byte 5, bit 7<br>0 = PCIO enabled (default)<br>1= CR# A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair<br>Byte 5, bit 6<br>0 = CR# A controls SRC0 pair (default),<br>1= CR# A controls SRC2 pair |
| <b>PCII/CR#_B</b>    | Byte 5, bit 5<br>0 = PCII enabled (default)<br>1= CR# B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair<br>Byte 5, bit 4<br>0 = CR# B controls SRC1 pair (default)<br>1= CR# B controls SRC4 pair  |
| <b>PCI2/TME</b>      | 0 = Overclocking of CPU and SRC Allowed<br>1 = Overclocking of CPU and SRC NOT allowed  |
| <b>PCI3</b>          |   |
| <b>PCI4/27M_SEL</b>  | 0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96#<br>1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#   |
| <b>PCI_F5/ITP_EN</b> | 0 = SRC8/SRC8#<br>1 = ITP/ITP#  |
| <b>SRCT3/CR#_C</b>   | Byte 5, bit 3<br>0 = SRC3 enabled (default)<br>1= CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair<br>Byte 5, bit 2<br>0 = CR#_C controls SRC0 pair (default),<br>1= CR#_C controls SRC2 pair |

| PIN NAME            | DESCRIPTION  |
|---------------------|--|
| <b>SRCC3/CR#_D</b>  | Byte 5, bit 1<br>0 = SRC3 enabled (default)<br>1= CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair<br>Byte 5, bit 0<br>0 = CR#_D controls SRC1 pair (default)<br>1= CR#_D controls SRC4 pair |
| <b>SRCC7/CR#_E</b>  | Byte 6, bit 7<br>0 = SRC7# enabled (default)<br>1= CR#_F controls SRC6   |
| <b>SRCT7/CR#_F</b>  | Byte 6, bit 6<br>0 = SRC7 enabled (default)<br>1= CR#_F controls SRC8  |
| <b>SRCC11/CR#_G</b> | Byte 6, bit 5<br>0 = SRC11# enabled (default)<br>1= CR#_G controls SRC9  |
| <b>SRCT11/CR#_H</b> | Byte 6, bit 4<br>0 = SRC11 enabled (default)<br>1= CR#_H controls SRC10  |

| SEL2 | SEL1 | SEL0 | CPU  | FSB   |
|------|------|------|------|-------|
| FSC  | FSB  | FSA  |      |       |
| 1    | 0    | 1    | 100M | X     |
| 0    | 0    | 1    | 133M | 533M  |
| 0    | 1    | 1    | 166M | 667M  |
| 0    | 1    | 0    | 200M | 800M  |
| 0    | 0    | 0    | 266M | 1067M |

SJV50


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.




Title: **Clock Generator**

|      |                 |           |
|------|-----------------|-----------|
| Size | Document Number | Rev       |
|      | <b>SJV50</b>    | <b>SA</b> |

Date: Monday, February 23, 2009 Sheet 3 of 59







NB1A 1 OF 10

|        |      |         |
|--------|------|---------|
| H_D#0  | F2   | H_D#_0  |
| H_D#1  | G8   | H_D#_1  |
| H_D#2  | F8   | H_D#_2  |
| H_D#3  | E6   | H_D#_3  |
| H_D#4  | G2   | H_D#_4  |
| H_D#5  | H6   | H_D#_5  |
| H_D#6  | H2   | H_D#_6  |
| H_D#7  | F6   | H_D#_7  |
| H_D#8  | D4   | H_D#_8  |
| H_D#9  | H3   | H_D#_9  |
| H_D#10 | M9   | H_D#_10 |
| H_D#11 | M11  | H_D#_11 |
| H_D#12 | J1   | H_D#_12 |
| H_D#13 | J2   | H_D#_13 |
| H_D#14 | N12  | H_D#_14 |
| H_D#15 | J6   | H_D#_15 |
| H_D#16 | P2   | H_D#_16 |
| H_D#17 | L2   | H_D#_17 |
| H_D#18 | R2   | H_D#_18 |
| H_D#19 | N9   | H_D#_19 |
| H_D#20 | L8   | H_D#_20 |
| H_D#21 | J2   | H_D#_21 |
| H_D#22 | J3   | H_D#_22 |
| H_D#23 | N2   | H_D#_23 |
| H_D#24 | R1   | H_D#_24 |
| H_D#25 | N5   | H_D#_25 |
| H_D#26 | N6   | H_D#_26 |
| H_D#27 | P13  | H_D#_27 |
| H_D#28 | N8   | H_D#_28 |
| H_D#29 | L7   | H_D#_29 |
| H_D#30 | N10  | H_D#_30 |
| H_D#31 | M3   | H_D#_31 |
| H_D#32 | Y3   | H_D#_32 |
| H_D#33 | AD14 | H_D#_33 |
| H_D#34 | Y6   | H_D#_34 |
| H_D#35 | Y10  | H_D#_35 |
| H_D#36 | Y12  | H_D#_36 |
| H_D#37 | Y14  | H_D#_37 |
| H_D#38 | Y7   | H_D#_38 |
| H_D#39 | W2   | H_D#_39 |
| H_D#40 | AA8  | H_D#_40 |
| H_D#41 | Y8   | H_D#_41 |
| H_D#42 | AA13 | H_D#_42 |
| H_D#43 | AA9  | H_D#_43 |
| H_D#44 | AA11 | H_D#_44 |
| H_D#45 | AD11 | H_D#_45 |
| H_D#46 | AD10 | H_D#_46 |
| H_D#47 | AD13 | H_D#_47 |
| H_D#48 | AE12 | H_D#_48 |
| H_D#49 | AE9  | H_D#_49 |
| H_D#50 | AA2  | H_D#_50 |
| H_D#51 | AD8  | H_D#_51 |
| H_D#52 | AA3  | H_D#_52 |
| H_D#53 | AD3  | H_D#_53 |
| H_D#54 | AD7  | H_D#_54 |
| H_D#55 | AE14 | H_D#_55 |
| H_D#56 | AE3  | H_D#_56 |
| H_D#57 | AC1  | H_D#_57 |
| H_D#58 | AE3  | H_D#_58 |
| H_D#59 | AC3  | H_D#_59 |
| H_D#60 | AE11 | H_D#_60 |
| H_D#61 | AE8  | H_D#_61 |
| H_D#62 | AG2  | H_D#_62 |
| H_D#63 | AD6  | H_D#_63 |

HOST

|         |     |        |
|---------|-----|--------|
| H_A#_3  | A14 | H_A#3  |
| H_A#_4  | C15 | H_A#4  |
| H_A#_5  | F16 | H_A#5  |
| H_A#_6  | H13 | H_A#6  |
| H_A#_7  | C18 | H_A#7  |
| H_A#_8  | M16 | H_A#8  |
| H_A#_9  | J13 | H_A#9  |
| H_A#_10 | P16 | H_A#10 |
| H_A#_11 | R19 | H_A#11 |
| H_A#_12 | N17 | H_A#12 |
| H_A#_13 | M13 | H_A#13 |
| H_A#_14 | E17 | H_A#14 |
| H_A#_15 | P17 | H_A#15 |
| H_A#_16 | E17 | H_A#16 |
| H_A#_17 | G20 | H_A#17 |
| H_A#_18 | B19 | H_A#18 |
| H_A#_19 | L16 | H_A#19 |
| H_A#_20 | E20 | H_A#20 |
| H_A#_21 | L16 | H_A#21 |
| H_A#_22 | J20 | H_A#22 |
| H_A#_23 | L17 | H_A#23 |
| H_A#_24 | A17 | H_A#24 |
| H_A#_25 | B17 | H_A#25 |
| H_A#_26 | L16 | H_A#26 |
| H_A#_27 | C21 | H_A#27 |
| H_A#_28 | J17 | H_A#28 |
| H_A#_29 | H20 | H_A#29 |
| H_A#_30 | B18 | H_A#30 |
| H_A#_31 | K17 | H_A#31 |
| H_A#_32 | B20 | H_A#32 |
| H_A#_33 | F21 | H_A#33 |
| H_A#_34 | K21 | H_A#34 |
| H_A#_35 | L20 | H_A#35 |

|            |      |            |
|------------|------|------------|
| H_ADS#_0   | CH12 | H_ADS#_0   |
| H_ADSTB#_0 | B16  | H_ADSTB#_0 |
| H_ADSTB#_1 | G17  | H_ADSTB#_1 |
| H_BNR#_0   | A9   | H_BNR#_0   |
| H_BPR#_0   | CE11 | H_BPR#_0   |
| H_BREQ#_0  | CG12 | H_BREQ#_0  |
| H_DEFER#_0 | CE9  | H_DEFER#_0 |
| H_DBSY#_0  | CB10 | H_DBSY#_0  |
| H_DPWR#_0  | CH7  | H_DPWR#_0  |
| H_DRDY#_0  | AH6  | H_DRDY#_0  |
| H_HIT#_0   | J11  | H_HIT#_0   |
| H_HITM#_0  | CE9  | H_HITM#_0  |
| H_LOCK#_0  | CH9  | H_LOCK#_0  |
| H_TRDY#_0  | CE9  | H_TRDY#_0  |

|          |     |          |
|----------|-----|----------|
| H_DIN#_0 | J8  | H_DIN#_0 |
| H_DIN#_1 | L3  | H_DIN#_1 |
| H_DIN#_2 | Y13 | H_DIN#_2 |
| H_DIN#_3 | Y1  | H_DIN#_3 |

|           |     |           |
|-----------|-----|-----------|
| H_DSTB#_0 | L10 | H_DSTB#_0 |
| H_DSTB#_1 | M7  | H_DSTB#_1 |
| H_DSTB#_2 | AA5 | H_DSTB#_2 |
| H_DSTB#_3 | AE6 | H_DSTB#_3 |

|            |     |            |
|------------|-----|------------|
| H_DSTBP#_0 | L9  | H_DSTBP#_0 |
| H_DSTBP#_1 | M8  | H_DSTBP#_1 |
| H_DSTBP#_2 | AA6 | H_DSTBP#_2 |
| H_DSTBP#_3 | AE5 | H_DSTBP#_3 |


  

|          |     |          |
|----------|-----|----------|
| H_REQ#_0 | B15 | H_REQ#_0 |
| H_REQ#_1 | K13 | H_REQ#_1 |
| H_REQ#_2 | F13 | H_REQ#_2 |
| H_REQ#_3 | B13 | H_REQ#_3 |
| H_REQ#_4 | B14 | H_REQ#_4 |



|         |     |         |
|---------|-----|---------|
| H_RS#_0 | B6  | H_RS#_0 |
| H_RS#_1 | E12 | H_RS#_1 |
| H_RS#_2 | C8  | H_RS#_2 |






CANTIGA-GM-GP-U-NF  
71.CNTIG.000

DDR SYSTEM MEMORY A



CANTIGA-GM-GP-U-NF  
71.CNTIG.000


DDR SYSTEM MEMORY B




CANTIGA-GM-GP-U-NF  
71.CNTIG.000










**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


|              |                           |                         |          |
|--------------|---------------------------|-------------------------|----------|
| Title        |                           | <b>Cantiga (5 of 6)</b> |          |
| Size         | Document Number           | Rev                     |          |
| <b>SJV50</b> |                           | SA                      |          |
| Date:        | Monday, February 23, 2009 | Sheet                   | 10 of 59 |



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U




CANTIGA-GM-GP-U-NF  
71.CNTIG.00U



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                 |                  |       |
|---------------------------------|-----------------|------------------|-------|
| Title                           |                 | Cantiga (6 of 6) |       |
| Size                            | Document Number | Rev              | SA    |
| Date: Monday, February 23, 2009 |                 | Sheet 11         | of 59 |






|  |             |             |
|--|-------------|-------------|
| integrated VccSus1_05,VccSus1_5,VccCl1_5 |             |             |
| INTVRMEN                                 | High=Enable | Low=Disable |
| integrated VccLan1_05VccCl1_05           |             |             |
| LAN100_SLP                               | High=Enable | Low=Disable |

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

---



**ICH9-M (1 of 4)**  
 Title: **SJV50**  
 Size: Document Number: **SJV50** Rev: **SA**  
 Date: Monday, February 23, 2009 Sheet 12 of 59

close to SB1  
 modify by RF  
 CB233 DY  
 SC47P50V2JN-3GP




Layout note: R373 needs to be placed within 2" of ICH9, R379 must be placed within 2" of R373 w/o stub

Place within 500 mils of ICH9 ball



| Pair | Device     |
|------|------------|
| 0    | USB2       |
| 1    | USB3       |
| 2    | USB4       |
| 3    | MINIC1     |
| 4    | WEBCAM     |
| 5    | NC         |
| 6    | NC         |
| 7    | Bluetooth  |
| 8    | NC         |
| 9    | USB1 (HS)  |
| 10   | MINIC2     |
| 11   | Cardreader |



GPI049 should be pulled down to GND only when using Teenah. When using Cantiga, this ball should be left as No Connect.

No Reboot Strap  
SPKR LOW = Default  
High = No Reboot

| BOOT BIOS Strap |          |                    |
|-----------------|----------|--------------------|
| PCI_GNT#0       | SPI_CS#1 | BOOT BIOS Location |
| 0               | 1        | SPT                |
| 1               | 0        | PCI                |
| 1               | 1        | IPC (Default)      |


A16 swap override strap

|                                |                |
|--------------------------------|----------------|
| low = A16 swap override enable | high = default |
|--------------------------------|----------------|












**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **ICH9-M (2 of 4)**  
Size: Document Number: **SJV50** Rev: SA

Date: Monday, February 23, 2009 Sheet 13 of 59



\*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

|                 |                           |       |          |
|-----------------|---------------------------|-------|----------|
| Title           |                           |       |          |
| ICH9-M (3 of 4) |                           |       |          |
| Size            | Document Number           | Rev   |          |
|                 | SJV50                     | SA    |          |
| Date:           | Monday, February 23, 2009 | Sheet | 14 of 59 |

| SB1E | 5 OF 6 |     |      |
|------|--------|-----|------|
| AA26 | VSS    | VSS | H5   |
| AA27 | VSS    | VSS | J23  |
| AA3  | VSS    | VSS | J26  |
| AA6  | VSS    | VSS | J27  |
| AB1  | VSS    | VSS | AC22 |
| AA23 | VSS    | VSS | K28  |
| AB28 | VSS    | VSS | K29  |
| AB29 | VSS    | VSS | L13  |
| AB4  | VSS    | VSS | L15  |
| AB5  | VSS    | VSS | L2   |
| AC17 | VSS    | VSS | L26  |
| AC26 | VSS    | VSS | L27  |
| AC27 | VSS    | VSS | L5   |
| AC3  | VSS    | VSS | L7   |
| AD1  | VSS    | VSS | M12  |
| AD10 | VSS    | VSS | M13  |
| AD12 | VSS    | VSS | M14  |
| AD13 | VSS    | VSS | M15  |
| AD14 | VSS    | VSS | M16  |
| AD17 | VSS    | VSS | M17  |
| AD18 | VSS    | VSS | M23  |
| AD21 | VSS    | VSS | M28  |
| AD28 | VSS    | VSS | M29  |
| AD29 | VSS    | VSS | N11  |
| AD4  | VSS    | VSS | N12  |
| AD5  | VSS    | VSS | N13  |
| AD6  | VSS    | VSS | N14  |
| AD7  | VSS    | VSS | N15  |
| AD9  | VSS    | VSS | N16  |
| AE12 | VSS    | VSS | N17  |
| AE13 | VSS    | VSS | N18  |
| AE14 | VSS    | VSS | N26  |
| AE16 | VSS    | VSS | N27  |
| AE17 | VSS    | VSS | P12  |
| AE2  | VSS    | VSS | P13  |
| AE20 | VSS    | VSS | P14  |
| AE24 | VSS    | VSS | P15  |
| AE3  | VSS    | VSS | P16  |
| AE4  | VSS    | VSS | P17  |
| AE6  | VSS    | VSS | P2   |
| AE9  | VSS    | VSS | P23  |
| AE13 | VSS    | VSS | P28  |
| AE16 | VSS    | VSS | P29  |
| AE18 | VSS    | VSS | P4   |
| AF22 | VSS    | VSS | P7   |
| AH26 | VSS    | VSS | R11  |
| AF29 | VSS    | VSS | R12  |
| AF27 | VSS    | VSS | R13  |
| AF5  | VSS    | VSS | R14  |
| AF7  | VSS    | VSS | R15  |
| AF9  | VSS    | VSS | R16  |
| AG13 | VSS    | VSS | R17  |
| AG16 | VSS    | VSS | R18  |
| AG18 | VSS    | VSS | R28  |
| AG20 | VSS    | VSS | T12  |
| AG23 | VSS    | VSS | T13  |
| AG3  | VSS    | VSS | T14  |
| AG6  | VSS    | VSS | T15  |
| AG9  | VSS    | VSS | T16  |
| AH12 | VSS    | VSS | T17  |
| AH14 | VSS    | VSS | T23  |
| AH17 | VSS    | VSS | B26  |
| AH19 | VSS    | VSS | U12  |
| AH2  | VSS    | VSS | U13  |
| AH22 | VSS    | VSS | U14  |
| AH25 | VSS    | VSS | U15  |
| AH28 | VSS    | VSS | U16  |
| AH5  | VSS    | VSS | U17  |
| AH8  | VSS    | VSS | AD23 |
| AJ12 | VSS    | VSS | U26  |
| AJ14 | VSS    | VSS | U27  |
| AJ17 | VSS    | VSS | U3   |
| AJ8  | VSS    | VSS | V1   |
| B11  | VSS    | VSS | V13  |
| B14  | VSS    | VSS | V15  |
| B17  | VSS    | VSS | V23  |
| B2   | VSS    | VSS | V28  |
| B20  | VSS    | VSS | V29  |
| B23  | VSS    | VSS | V4   |
| B5   | VSS    | VSS | V5   |
| B8   | VSS    | VSS | W26  |
| C26  | VSS    | VSS | W27  |
| C27  | VSS    | VSS | W3   |
| E11  | VSS    | VSS | Y1   |
| E14  | VSS    | VSS | Y28  |
| E16  | VSS    | VSS | Y29  |
| E2   | VSS    | VSS | Y4   |
| E21  | VSS    | VSS | Y5   |
| E24  | VSS    | VSS | AG28 |
| E5   | VSS    | VSS | AH6  |
| E8   | VSS    | VSS | AF2  |
| F16  | VSS    | VSS | B25  |
| F28  | VSS    | VSS |      |
| F29  | VSS    | VSS |      |
| G12  | VSS    | VSS |      |
| G14  | VSS    | VSS |      |
| G18  | VSS    | VSS |      |
| G21  | VSS    | VSS |      |
| G24  | VSS    | VSS |      |
| G26  | VSS    | VSS |      |
| G27  | VSS    | VSS |      |
| G8   | VSS    | VSS |      |
| H2   | VSS    | VSS |      |
| H23  | VSS    | VSS |      |
| H28  | VSS    | VSS |      |
| H29  | VSS    | VSS |      |

| NCTF_VSS#A1   | A1   | TP A1   | 1 | TPT175TPAD14-GP |
|---------------|------|---------|---|-----------------|
| NCTF_VSS#A2   | A2   | TP A2   | 1 | TPT176TPAD14-GP |
| NCTF_VSS#B1   | B1   | TP B1   | 1 | TPT172TPAD14-GP |
| NCTF_VSS#A29  | A29  | TP A29  | 1 | TPT173TPAD14-GP |
| NCTF_VSS#A28  | A28  | TP A28  | 1 | TPT174TPAD14-GP |
| NCTF_VSS#B29  | B29  | TP B29  | 1 | TPT168TPAD14-GP |
| NCTF_VSS#B29  | AJ1  | TP AJ1  | 1 | TPT152TPAD14-GP |
| NCTF_VSS#AJ1  | AJ2  | TP AJ2  | 1 | TPT156TPAD14-GP |
| NCTF_VSS#AHJ2 | AH1  | TP AH1  | 1 | TPT160TPAD14-GP |
| NCTF_VSS#AH1  | AJ28 | TP AJ28 | 1 | TPT157TPAD14-GP |
| NCTF_VSS#AJ28 | AJ29 | TP AJ29 | 1 | TPT155TPAD14-GP |
| NCTF_VSS#AJ29 | AH29 | TP AH29 | 1 | TPT159TPAD14-GP |
| NCTF_VSS#AH29 |      |         |   |                 |

ICH9M-GP-NF  
71.ICH9M.00U




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                 |                        |       |
|---------------------------------|-----------------|------------------------|-------|
| Title                           |                 | <b>ICH9-M (4 of 4)</b> |       |
| Size                            | Document Number | Rev                    | SA    |
| Date: Monday, February 23, 2009 |                 | Sheet 15               | of 59 |




# PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor



## Decoupling Capacitor












Put decap near power(0.9V) and pull-up resistor







# LCD/INVERTER/CCD CONN



SJV50


緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **LCD CONN**

|      |                 |     |
|------|-----------------|-----|
| Size | Document Number | Rev |
|      | <b>SJV50</b>    | SA  |


Date: Monday, February 23, 2009 Sheet 18 of 59





Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



### CRT I/F & CONNECTOR



- 6
- 7
- 2
- 8
- 3
- 9
- 4
- 10
- 5



SJV50





緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CRT CONN










Size: Document Number: SJV50

Date: Monday, February 23, 2009 Sheet 19 of 59

Rev: SA



Close U6



**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


**HDMI CONNECTOR**

File: **SJV50**


Size A3 Document Number **SJV50** Rev **SA**

Date: Monday, February 23, 2009 Sheet 20 of 59


# SATA Connector




SJV50

|   |                           |                |
|---|---------------------------|----------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                           |                |
| <b>HDD CONN</b>   |                           |                |
| Size  | Document Number           | Rev            |
|   | <b>SJV50</b>              | SA             |
| Date:   | Monday, February 23, 2009 | Sheet 21 of 59 |

# ODD Connector




SJV50

|   |                 |
|---|-----------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| <b>ODD</b>  |                 |
| Size  | Document Number |
|   | <b>SJV50</b>    |
| Date: Monday, February 23, 2009   | Sheet 22 of 59  |


SA





# BLUETOOTH MODULE



EC20 put near  
BLUE1 / all  
USB put one  
choke near  
connector by  
EMI request

SJV50

|   |                 |
|---|-----------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title   |                 |
| <b>BLUETOOTH</b>  |                 |
| Size  | Document Number |
|   | <b>SJV50</b>    |
| Date: Monday, February 23, 2009   | Sheet 23 of 59  |
|   | Rev SA          |



SJV50


Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB CONN**

|      |                 |     |
|------|-----------------|-----|
| Size | Document Number | Rev |
|      | SJV50           | SA  |

Date: Monday, February 23, 2009 Sheet 24 of 59





Place PLLVDD/AVDDL CKT as close to chip as possible

R349 change to Bead for Transmitter Distortion

SJV50

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BCM5764**





|                                 |                 |           |
|---------------------------------|-----------------|-----------|
| Size Custom                     | Document Number | Rev       |
|                                 | <b>SJV50</b>    | <b>SA</b> |
| Date: Monday, February 23, 2009 | Sheet 25 of     | 59        |

# LAN Connector

# LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

## GIGA Lan Transformer



SJV50

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **LAN CONN**

|                                 |                              |               |
|---------------------------------|------------------------------|---------------|
| Size A3                         | Document Number <b>SJV50</b> | Rev <b>SA</b> |
| Date: Monday, February 23, 2009 | Sheet 26 of 59               |               |











74.09091.13F

# MDC 1.5 CONN



20.F0917.012  
2nd = 20.F0604.012




SJV50






|   |                           |
|---|---------------------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                           |
| Title   |                           |
| <b>MDC</b>  |                           |
| Size  | Document Number           |
| <b>SJV50</b>  |                           |
| Date:   | Monday, February 23, 2009 |
| Sheet   | 30 of 59                  |
| Rev   | SA                        |



# Mini Card Connector(WLAN) Half Card Support debug-card



# Mini Card Connector(Robson2 and 3G)




SJV50

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **MINI CARD**

|                                 |                              |               |
|---------------------------------|------------------------------|---------------|
| Size A3                         | Document Number <b>SJV50</b> | Rev <b>SA</b> |
| Date: Monday, February 23, 2009 | Sheet 32 of 59               |               |











SHDN  
 GND = Channel 1  
 OPEN = Channel 3  
 +3.3V = Disabled







FAN mode  
 GND = Fan is OFF  
 OPEN = Fan is at 60% full-scale  
 +3.3V = Fan is at 75% full-scale

CLK\_SEL  
 GND = Internal Oscillator Selected  
 +3.3V = External 32.768kHz Clock Selected










SJV50

|                                 |                 |  |    |
|---------------------------------|-----------------|--|----|
| <b>緯創資通</b>                     |                 | <b>Wistron Corporation</b>   |    |
|                                 |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |    |
| <b>Thermal/Fan Controller</b>   |                 |  |    |
| Title                           | Document Number | Rev  | SA |
|                                 | <b>SJV50</b>    |  |    |
| Date: Monday, February 23, 2009 | Sheet 33        | of   | 59 |




**Internal KeyBoard Connector**




MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  
 KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

K/B



**GOLDEN FINGER FOR DEBUG BOARD**

12,34,50 LPC\_LAD[0..3] <<>> LPC\_LAD[0..3]



SJV50




**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **BIOS**


|      |                 |     |
|------|-----------------|-----|
| Size | Document Number | Rev |
|      | <b>SJV50</b>    | SA  |

Date: Monday, February 23, 2009 Sheet 35 of 59

# TOUCH PAD




-1 ME 0220




-1 ME 0220

SJV50

# LED



|                 |    |       |   |                 |
|-----------------|----|-------|---|-----------------|
| FRONT_PWRLED#_R | DY | ECT79 | 1 | SC10P50V2JN-4GP |
| STDBY_LED#_R    | DY | ECT82 | 1 | SC10P50V2JN-4GP |
| DC_BATFULL#_R   | DY | ECT80 | 1 | SC10P50V2JN-4GP |
| CHARGE_LED#_R   | DY | ECT81 | 1 | SC10P50V2JN-4GP |
| BLT_LED#_1_R    | DY | ECT81 | 1 | SC10P50V2JN-4GP |
| WLAN_LED#_R     | DY | ECT34 | 1 | SC10P50V2JN-4GP |
| 3G_LED#_R       | DY | ECT33 | 1 | SC10P50V2JN-4GP |
|                 | DY | ECT25 | 1 | SC10P50V2JN-4GP |



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **LED&POWERBD\_CONN**





Size: Document Number

Date: Monday, February 23, 2009

Rev: SA


Sheet 37 of 59

20081120




SB 12/11


20081120




**CPU\_CORE**  
ISL6266A




**TPS51125**  
5V/3D3V




**RT9018A**  
1D5V\_S0




**GFX\_CORE**  
ISL6263A




**RT9026** 0D9V\_S0




**TPS51124**  
1D8V/1D05V




**Adapter**



**Charger BQ24745**



緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                 |                   |    |
|---------------------------------|-----------------|-------------------|----|
| Title                           |                 | ISL6266A CPU CORE |    |
| Size                            | Document Number | Rev               | SA |
| A3                              | SJV50           |                   |    |
| Date: Monday, February 23, 2009 | Sheet 40 of 59  |                   |    |






20081107




$V_{trip} (mV) = R_{trip} (Kohm) * 10 (uA)$   
 $I_{ocp} = (V_{trip} / R_{dson}) + ((1 / (2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$




|               | GND                  | OPEN                 | V5FILT               |
|---------------|----------------------|----------------------|----------------------|
| <b>TONSEL</b> | 240k/CH1<br>300k/CH2 | 300k/CH1<br>360k/CH2 | 360k/CH1<br>420k/CH2 |



$V_{out} = 0.758V * (R1 + R2) / R2$  --> PWM mode  
 $V_{out} = 0.764V * (R1 + R2) / R2$  --> Skip Mode



1D8V Iomax=13A  
OCP>19.5A



1D05V Iomax=9A  
OCP>13.5A






緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51124\_1D8V\_1D05V**


Size A3 Document Number **SJV50** Rev SA

Date: Monday, February 23, 2009 Sheet 42 of 59












# Adaptor in to generate DCBATOUT



# BATTERY CONNECTOR




**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


---

Title: **AD/BATT CONN**  
 Size: Document Number: **SJV50** Rev: **SA**  
 Date: Monday, February 23, 2009 Sheet 47 of 59

20081006




38.44 NVDD\_PGOOD





20081225

$$V_{out} = 0.75 * (1 + R_h / R_l)$$




20081120



20081222

| N10M-GE1 |       |       |
|----------|-------|-------|
| ALTV1    | ALTV0 | Vout  |
| 0        | 0     | 0.90V |
| 1        | 0     | 1.00V |
| 0        | 1     | 1.20V |




20081120

20081107

20081006











Iomax=13A, OCP>20A




緯創資通

Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.






### Check test point




Test Point放在Dimm Door打開可量測處

### USB\_CN1 Conn. Test Point keep on connector side



### DEBUG BOARD Conn. Test Point keep on connector side




### CCD Conn. Test Point keep on connector side



### Speaker Conn. Test Point keep on connector side




### TOUCH PAD Conn. Test Point keep on connector side




### Internal MIC Conn. Test Point keep on connector side



### FAN1 Conn. Test Point keep on connector side




### MMB1 Conn. Test Point keep on connector side



### BT Conn. Test Point keep on connector side




### KB1 Conn. Test Point keep on connector side




### Powerbutton Conn. Test Point keep on connector side



### BAT Conn. Test Point keep on connector side




### DC-IN Conn. Test Point keep on connector side



SJV50

|                                 |                              |   |       |
|---------------------------------|------------------------------|---|-------|
|                                 |                              | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |       |
| Title <b>AFTE TP</b>            |                              |   |       |
| Size A3                         | Document Number <b>SJV50</b> | Rev <b>SA</b>   |       |
| Date: Monday, February 23, 2009 |                              | Sheet 50  | of 59 |



| Logical Strap Bit Mapping | Resistor Pull-up Pull-down |
|---------------------------|----------------------------|
| 5Kohms                    | 1000 0000                  |
| 10Kohms                   | 1001 0010                  |
| 15Kohms                   | 1010 0010                  |
| 20Kohms                   | 1011 0011                  |
| 25Kohms                   | 1100 0100                  |
| 30Kohms                   | 1101 0101                  |
| 35Kohms                   | 1110 0110                  |
| 45Kohms                   | 1111 0111                  |


| Strap  | Configuration  |
|--------|--|
| STRAP0 | USER_BIT0=1<br>USER_BIT1=1<br>USER_BIT2=1<br>USER_BIT3=1   |
| STRAP1 | 3GIO_PADCFG_LUT_ADR0=1<br>3GIO_PADCFG_LUT_ADR1=0<br>3GIO_PADCFG_LUT_ADR2=0<br>3GIO_PADCFG_LUT_ADR3=0 |
| STRAP2 | PCI_DEVID_0=0<br>PCI_DEVID_1=0<br>PCI_DEVID_2=1<br>PCI_DEVID_3=1                                     |

| GPU ROM SI  | for Hynix 64X16 | for Samsung 64X16 | for Qimonda 64X16 |
|-------------|-----------------|-------------------|-------------------|
| RAM_CFG_0=0 | RAM_CFG_0=1     | RAM_CFG_0=0       | RAM_CFG_0=0       |
| RAM_CFG_1=0 | RAM_CFG_1=0     | RAM_CFG_1=1       | RAM_CFG_1=1       |
| RAM_CFG_2=0 | RAM_CFG_2=0     | RAM_CFG_2=0       | RAM_CFG_2=0       |
| RAM_CFG_3=0 | RAM_CFG_3=0     | RAM_CFG_3=0       | RAM_CFG_3=0       |




| SB 1219      | Configuration  |
|--------------|--|
| GPU_ROM_SI   | TV_MODE_BIT0=1   |
| GPU_ROM_SO   | TV_MODE_BIT1=0<br>TV_MODE_BIT2=0<br>XCCLK_277=1                              |
| GPU_ROM_SCLK | PEG_PLL_EN_TERM100=0<br>SI0CF_CLK_C0E1G=1<br>SUB_VENDOR=0<br>PCI_DEVID_EXT=0 |










modify by NV

modify by NV




modify by NV








**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                           |                  |           |
|-------|---------------------------|------------------|-----------|
| Title |                           | <b>N10M(4/6)</b> | Rev       |
| Size  | Document Number           | <b>SJV50</b>     | <b>SA</b> |
| Date: | Monday, February 23, 2009 | Sheet 54 of 59   |           |






|   |                           |
|---|---------------------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                           |
| Title   |                           |
| <b>N10M(6/6)_POWER</b>  |                           |
| Size  | Document Number           |
| A3  | <b>SJV50</b>              |
| Date:   | Monday, February 23, 2009 |
| Sheet   | 56 of 59                  |
| Rev   | SA                        |







SJV50

|   |                 |  |          |
|---|-----------------|--|----------|
|  |                 | <b>Wistron Corporation</b>   |          |
|   |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,<br>Tapei Hsien 221, Taiwan, R.O.C. |          |
| <b>HISTORY</b>  |                 |  |          |
| Size  | Document Number | Rev  |          |
| kg  | <b>SJV50</b>    | <b>SA</b>  |          |
| Date: Monday, February 23, 2009   |                 | Sheet  | 59 of 59 |