




Clock Generator




Reference	Description
IV@	INT VGA
EV@	EXT VGA

	H59LP8S085 (ALP8356K12)	R18701-008 (AL008075K06)	PULL HIGH	PULL DOWN
Pin 4	PC12/TME	PC12/TME internal PD	NO OVERCLOCKING (default)	NORMAL RUN
Pin 5	PCI-3	PCI-3/SRC5_EN internal PD	PIN37/38 IS SRC5	PCI_STOP/ CPU_STOP (default)
Pin 6	PCI-4/27M_SEL	PCI-4/27M_SEL internal PD	PIN 27/18 IS 27MHz	PIN 37/18 IS SRC/0T (default)
Pin 7	PCIF-5/ETP_EN	PCIF-5/ETP_EN internal PD	PIN 46/47 IS C0UP1T	PIN 46/47 IS SRC8 (default)



**FREQ. SEL TABLE**

BSEL Frequency Select Table


FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz



Clock Gen I2C








BOM Option Table	
Reference	Description
N/A	N/A



Layout note:
comp0.2: Zo=27.4ohm, L<0.5"
comp1.3: Zo=55ohm, L<0.5"

Layout note:
ICH_DPRSTP#, Daisy Chain
(SB=PowerIC-NB>CPU)





BOM Reference Table

Reference	Description
N/A	N/A

Need NC 20PCS 10u before A1 BOM released(A0 all stuff)



Place these parts reference to Intel demo board.




VCC_CORE Bulk CAPs place to BOT of CPU central

Penryn CPU Power Status and max current table

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_CORE	O	X	X	VID	47A	Standard Voltage CPU
VCC_CORE	O	X	X	VID	50A	SV Design Target
VCC_CORE	O	X	X	VID	TBD	Extreme Edition CPU
VCC_CORE	O	X	X	VID	67A	EE Design Target
VCCA	O	X	X	+1.5V	130mA	
VCCP	O	X	X	+1.05V	4.5A	Before VCC Stable
VCCP	O	X	X	+1.05V	2.5A	After VCC Stable






(See Penryn EMTS Rev:1.0 Table7,8 for voltage and current)

(See Penryn EMTS Rev:1.0 Table-3 for VID table)

Layout Note:
Inside CPU center cavity in 2 rowsLayout Note:
Route VCCSENSE and VSSSENSE traces at 27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.Quanta Computer Inc.
PROJECT : TE1MSize: Document Number: CPU(2/2)- Power Rev: E3D
Date: Monday, May 26, 2008 Sheet: 4 of 40

BOM Option Table


Reference	Description
EV_IV@	EV&IV diff. BOM



Quanta Computer Inc.
PROJECT : TE1M

Size Document Number Rev E3D
NB (1/7)- HOST

Date: Monday, May 26, 2008 Sheet 5 of 40



BOM Option Table

Reference	Description
EV_IV@	EV&IV diff. BOM

GM PN=> AJSLB940T05
PM PN=> AJSLB970T03

17 M_A_DQ[63:0]

U504D		
M A DQ0	A138	SA_DQ_0
M A DQ1	A141	SA_DQ_1
M A DQ2	AN38	SA_DQ_2
M A DQ3	AM38	SA_DQ_3
M A DQ4	A136	SA_DQ_4
M A DQ5	A140	SA_DQ_5
M A DQ6	AM44	SA_DQ_6
M A DQ7	AM42	SA_DQ_7
M A DQ8	AN43	SA_DQ_8
M A DQ9	AN44	SA_DQ_9
M A DQ10	AU40	SA_DQ_10
M A DQ11	AT38	SA_DQ_11
M A DQ12	AN41	SA_DQ_12
M A DQ13	AN39	SA_DQ_13
M A DQ14	AU44	SA_DQ_14
M A DQ15	AU42	SA_DQ_15
M A DQ16	AV39	SA_DQ_16
M A DQ17	AY44	SA_DQ_17
M A DQ18	BA40	SA_DQ_18
M A DQ19	BD43	SA_DQ_19
M A DQ20	AV41	SA_DQ_20
M A DQ21	AY43	SA_DQ_21
M A DQ22	BB41	SA_DQ_22
M A DQ23	BC40	SA_DQ_23
M A DQ24	AV37	SA_DQ_24
M A DQ25	BD38	SA_DQ_25
M A DQ26	AV37	SA_DQ_26
M A DQ27	AT36	SA_DQ_27
M A DQ28	AY38	SA_DQ_28
M A DQ29	BB38	SA_DQ_29
M A DQ30	AV36	SA_DQ_30
M A DQ31	AW36	SA_DQ_31
M A DQ32	BD13	SA_DQ_32
M A DQ33	AU11	SA_DQ_33
M A DQ34	BC11	SA_DQ_34
M A DQ35	BA12	SA_DQ_35
M A DQ36	AU13	SA_DQ_36
M A DQ37	AV13	SA_DQ_37
M A DQ38	BD12	SA_DQ_38
M A DQ39	BC12	SA_DQ_39
M A DQ40	BB9	SA_DQ_40
M A DQ41	BA9	SA_DQ_41
M A DQ42	AU10	SA_DQ_42
M A DQ43	AV9	SA_DQ_43
M A DQ44	BA11	SA_DQ_44
M A DQ45	BD9	SA_DQ_45
M A DQ46	AY8	SA_DQ_46
M A DQ47	BA6	SA_DQ_47
M A DQ48	AV5	SA_DQ_48
M A DQ49	AV7	SA_DQ_49
M A DQ50	AT9	SA_DQ_50
M A DQ51	AN8	SA_DQ_51
M A DQ52	AU5	SA_DQ_52
M A DQ53	AU6	SA_DQ_53
M A DQ54	AT5	SA_DQ_54
M A DQ55	AN10	SA_DQ_55
M A DQ56	AM11	SA_DQ_56
M A DQ57	AM5	SA_DQ_57
M A DQ58	AJ9	SA_DQ_58
M A DQ59	AJ8	SA_DQ_59
M A DQ60	AN12	SA_DQ_60
M A DQ61	AM13	SA_DQ_61
M A DQ62	AJ11	SA_DQ_62
M A DQ63	AJ12	SA_DQ_63

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2

SA_RAS#
SA_CAS#
SA_WE#

SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

BD21 M A BS#0
BG18 M A BS#1
AT25 M A BS#2

BB20 M A RAS#
BD20 M A CAS#
AY20 M A WE#

AM37 M A DM0
AT41 M A DM1
AY41 M A DM2
AU39 M A DM3
BB12 M A DM4
AY6 M A DM5
AT7 M A DM6
AJ5 M A DM7

AJ44 M A DQS0
AT44 M A DQS1
BA43 M A DQS2
BC37 M A DQS3
AW12 M A DQS4
BC8 M A DQS5
AU8 M A DQS6
AM7 M A DQS7
AJ43 M A DQS#0
AT43 M A DQS#1
BA44 M A DQS#2
BD37 M A DQS#3
AY12 M A DQS#4
BD8 M A DQS#5
AU9 M A DQS#6
AM8 M A DQS#7

BA21 M A A0
BC24 M A A1
BG24 M A A2
BH24 M A A3
BG25 M A A4
BA24 M A A5
BD24 M A A6
BG27 M A A7
BG25 M A A8
AW24 M A A9
BC21 M A A10
BG26 M A A11
BH26 M A A12
BH17 M A A13
AY25 M A A14

M_A_BS#0 16,17
M_A_BS#1 16,17
M_A_BS#2 16,17

M_A_RAS# 16,17
M_A_CAS# 16,17
M_A_WE# 16,17

M_A_DM[7:0] 17

M_A_DQS[7:0] 17

M_A_DQS# [7:0] 17

M_A_A[14:0] 16,17

17 M_B_DQ[63:0]

U504E		
M B DQ0	AK47	SB_DQ_0
M B DQ1	AH46	SB_DQ_1
M B DQ2	AP47	SB_DQ_2
M B DQ3	A246	SB_DQ_3
M B DQ4	A146	SB_DQ_4
M B DQ5	A148	SB_DQ_5
M B DQ6	AM48	SB_DQ_6
M B DQ7	AP48	SB_DQ_7
M B DQ8	AU47	SB_DQ_8
M B DQ9	AU46	SB_DQ_9
M B DQ10	BA48	SB_DQ_10
M B DQ11	AY48	SB_DQ_11
M B DQ12	AT47	SB_DQ_12
M B DQ13	AR47	SB_DQ_13
M B DQ14	BA47	SB_DQ_14
M B DQ15	BC47	SB_DQ_15
M B DQ16	BC46	SB_DQ_16
M B DQ17	BC44	SB_DQ_17
M B DQ18	BG43	SB_DQ_18
M B DQ19	BE43	SB_DQ_19
M B DQ20	BE45	SB_DQ_20
M B DQ21	BC41	SB_DQ_21
M B DQ22	BE40	SB_DQ_22
M B DQ23	BE41	SB_DQ_23
M B DQ24	BC38	SB_DQ_24
M B DQ25	BE38	SB_DQ_25
M B DQ26	BH35	SB_DQ_26
M B DQ27	BG35	SB_DQ_27
M B DQ28	BH40	SB_DQ_28
M B DQ29	BG39	SB_DQ_29
M B DQ30	BC34	SB_DQ_30
M B DQ31	BH34	SB_DQ_31
M B DQ32	BH14	SB_DQ_32
M B DQ33	BG12	SB_DQ_33
M B DQ34	BH11	SB_DQ_34
M B DQ35	BC8	SB_DQ_35
M B DQ36	BH12	SB_DQ_36
M B DQ37	BE11	SB_DQ_37
M B DQ38	BE8	SB_DQ_38
M B DQ39	BG7	SB_DQ_39
M B DQ40	BC5	SB_DQ_40
M B DQ41	BC6	SB_DQ_41
M B DQ42	AY3	SB_DQ_42
M B DQ43	AY1	SB_DQ_43
M B DQ44	BE6	SB_DQ_44
M B DQ45	BE5	SB_DQ_45
M B DQ46	BA1	SB_DQ_46
M B DQ47	BD3	SB_DQ_47
M B DQ48	AV2	SB_DQ_48
M B DQ49	AU3	SB_DQ_49
M B DQ50	AR3	SB_DQ_50
M B DQ51	AN2	SB_DQ_51
M B DQ52	AY2	SB_DQ_52
M B DQ53	AV1	SB_DQ_53
M B DQ54	AP3	SB_DQ_54
M B DQ55	AR1	SB_DQ_55
M B DQ56	AL1	SB_DQ_56
M B DQ57	AL2	SB_DQ_57
M B DQ58	AJ1	SB_DQ_58
M B DQ59	AH1	SB_DQ_59
M B DQ60	AM2	SB_DQ_60
M B DQ61	AM3	SB_DQ_61
M B DQ62	AH3	SB_DQ_62
M B DQ63	AJ3	SB_DQ_63

DDR SYSTEM MEMORY B

SB_BS_0
SB_BS_1
SB_BS_2

SB_RAS#
SB_CAS#
SB_WE#

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

BC16 M B BS#0
BB17 M B BS#1
BB33 M B BS#2

AU17 M B RAS#
BG16 M B CAS#
BF14 M B WE#

M_B_BS#0 16,17
M_B_BS#1 16,17
M_B_BS#2 16,17

M_B_RAS# 16,17
M_B_CAS# 16,17
M_B_WE# 16,17

M_B_DM[7:0] 17

M_B_DQS[7:0] 17

M_B_DQS# [7:0] 17

M_B_A[14:0] 16,17

AV17 M B A0
BC25 M B A1
AU25 M B A2
AW25 M B A3
BB28 M B A4
AU28 M B A5
AW28 M B A6
AT33 M B A7
BB33 M B A8
BB16 M B A9
AV33 M B A10
AY33 M B A11
BH15 M B A12
AU33 M B A13
AU33 M B A14


EV_IV@CANTIGA_1p2

EV_IV@CANTIGA_1p2





Quanta Computer Inc.
PROJECT : TE1M

Size	Document Number	Rev
	NE (3/7)- DDRII	E3D
Date:	Monday, May 26, 2008	Sheet 7 of 40



BOM Option Table

Reference	Description
EV_IV@	EV&IV diff. BOM



GM PN=> AJSLSB940T05
PM PN=> AJSLSB970T03



Quanta Computer Inc.
PROJECT : TE11M


Size	Document Number	Rev
	NB (6/7)- VSS	E3D
Date:	Monday, May 26, 2008	Sheet 10 of 40

North Bridge Strap Pin Configuration Table

(See DG 1.0 P295 Table 184)
(See NB EDS 1.0 P187 Table 74)

BOM Option Table

Reference	Description
iTPM@	Internal TPM

Pin Name	Strap description	Configuration	PU<4.02K> PD <2.21K>	Note
CFG[2:0]	FSB Frequency Select	[000]= FSB 1066MHz [010] = FSB 800MHz [011] = FSB 667MHz	See Page 2 FSB selection table	
CFG[4:3]	Reserved			
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)	6 MCH_CFG_5 	
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)	6 MCH_CFG_6 	
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)	6 MCH_CFG_7 	
CFG8	Reserved			
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)	6 MCH_CFG_9 	
CFG10	PCIE Loopback enable	0 = Enabled 1 = Disabled (Default)	6 MCH_CFG_10 	
CFG11	Reserved			
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)	6 MCH_CFG_12 	
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)	6 MCH_CFG_13 	
CFG[15:14]	Reserved			
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)	6 MCH_CFG_16 	
CFG[18:17]	Reserved			
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed	6 MCH_CFG_19 	
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIE is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIE are operating simultaneously via PEG port	6 MCH_CFG_20 	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI/DP Device Present(Default) 1 = SDVO/HDMI/DP Device present	6,21 SDVO_CTRLDATA 	Reference PAGE21 R185
L_DDC_DATA	Local Flat Panel(LFP) Present	0 = LFP Disable(Default) 1 = LFP Card Present,PCIE disable	6,19 INT_LVDS_EDIDDATA 	
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present	6 DDPC_CTRLDATA 	

Enable iTPM Table

PAGE	Net Name	PU & PD	NOTE
11	MCH_CFG_6	PD 10K to GND	NB Strap pin
13	SPI_MOSI	PU 20K to +3V_S5	SB Strap pin
14	CLGPIO5	PU 10K to +3V_S5	SB Strap pin




Quanta Computer Inc.


PROJECT : TE1M

Size	Document Number	Rev
	NB (7/7)- STRAP PIN	E3D
Date:	Monday, May 26, 2008	Sheet 11 of 40


RTC CRYSTAL




RESET JUMP



South Bridge Strap Pin (1/3)






HD Audio I/F(CODEC& iHDMI)




South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PUP/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU	
TP3	XOR Chain Entrance	PWROK	ICH_TP3	ICH_TP3
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	HDA_SDOUT	HDA_SDOUT



RTC BATTERY



BOM Option Table	
Reference	Description
IHM@	INT HDMI



Quanta Computer Inc.
PROJECT : TE1M

Size

Document Number

Rev

SB (1/4)- HOST

E3D


Date: Monday, May 26, 2008

Sheet 12 of 40

PCI/PCI-E/USB/DMI/SPI

BOM Option Table


Reference	Description
IV@	INT VGA
EV@	EXT VGA
ITPM@	Internal TPM




South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration			PUI/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI(Default)	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC	

PCI PULL-UP



USB# PULL-UP




Quanta Computer Inc.
PROJECT : TE1M

Size: Document Number
SB (2/4)- PCIE/PCI/USB



Date: Monday, May 26, 2008 Sheet 13 of 40

BOM Option Table	
Reference	Description
ITPM@	Internal TPM



DDR2 Dual channel A/B PULL UP


BOM Option Table	
Reference	Description
N/A	N/A




DDR II DIMM Socket

BOM Option Table


Reference	Description
N/A	N/A



CH-A SPD ADDRESS:?????




CH-A SPD ADDRESS:?????



VGA BOARD CONNECOTR

BOM Option Table


Reference	Description
EV@	EXT VGA




CRT CONN & DDC LEVEL SHIFT IC

BOM Option Table


Reference	Description
IV@	INT VGA
EV@	EXT VGA
EV_IV@	EV&IV diff. BOM



HOLE & NUTS



NUTS NEED RATING TOP or BOT (NUT don't use *)



HDMI IC




6 SDVO_CTRLCLK
6.11 SDVO_CTRLDATA
6 TMDSB_CLK
6 TMDSB_CLK#

RAMP2 RAMP1


R182 R185 R393 R391

R182@1.5K R393@1.5K R391@1.5K

TMDSB_CLK TMDSB_CLK#


[illegible][illegible]

Reference	Description
IV@	INT VGA
EV@	EXT VGA
CEC@	HDMI CEC
IHM@	INT HDMI
EHM@	EXT HDMI





IV	USE	RN500, R400, R401, R134, R139, Q14, Q16
	DNI	RN2, R135, R140, R122, Q15, Q17, R127, R151, R128, R150
EV	USE	RN2, R135, R140, R122, Q15, Q17, R134, R139, Q14, Q16
	DNI	RN500, R400, R401, R127, R151, R128, R150


SATA ODD



SATA HDD



G SENSOR




FS (Full Scale) selection



FS	0	1
	2g Full-Scale	6g Full-Scale

PD (Power Down) selection

PD	0	1
	Normal Mode	Power-down mode



Close to Pin 7 and Pin 16




BOM Option Table

Reference	Description
GS@	G-SENSOR SEL

HDPPD selection


HDPPD	0	1
	Normal Mode	Power-down mode



cardbus

ENE1410	AJ014100T41
---------	-------------

ID Select : AD18
Interrupt Pin : INTC#
Request Indicate : REQ1#
Grant Indicate : GNT1#



BOM Option Table	
Reference	Description
CB@	CARDBUS SEL


PCMCIA SOCKET



Quanta Computer Inc.
PROJECT : TE1M

Size	Document Number	Rev
	PCMCIA(CB1410)	E30
Date: Monday, May 26, 2008		Sheet 23 of 40


```
ID Select      : AD17
Interrupt Pin   : INTA#
Request Indicate : REQ0#
Grant Indicate  : GNT0#
```



RAMP1





XD WPO# C R491 10K 4

The diagram shows a horizontal line representing a signal trace. On the left, it is labeled "XD WPO# C". A resistor symbol, labeled "R491", is connected to this line. To the right of the resistor, the value "10K 4" is indicated. The line continues to the right and then turns 90 degrees downwards to a ground symbol.

[illegible]

MINI Card 1 U&D 5.6H_WIMAX



1.5V_VCC(RUN) 0.5A
3.3V_VCC(RUN) 1A
3.3V_AUX(SS) 0.005A



Reference	Description
IV@	INT VGA
EV@	EXT VGA
EV_IV@	EV&IV diff. BOM
WiFi@	WiFi Link
WIMAX@	WIMAX/WiFi Link



MINI Card 3 U 9H_HD-DVD

1.5V_VCC(RUN) 0.5A
3.3V_VCC(RUN) 1A





MINI Card 2 U 5.6H_TV/ROBOSON D 7.5H_HD-DVD

1.5V_VCC(RUN) 0.5A
3.3V_VCC(RUN) 1A




MINI Card 4-D/Robson




	UMA	Discrete
1	WLAN	WLAN
2	TV or Robson	HD-DVD
3	HD-DVD or Robson	N.C
4	N.C	Robson


INT Keyboard





TP Board




RJ45/USB board




LED Board




Power board




Bluetooth Module Conn



Felica





FP Board





MMB

BOM Option Table

Reference	Description
LO@	LOW COST
MAIN@	MAINSTREAM



New card (BT0)




W-LAN&BT LED


BOM Option Table

Reference	Description
LO@	LOW COST
MAIN@	MAINSTREM


Mainstream --> Orange
Low Cost --> Orange




Satellite LED




PC - Beep





SM BUS PU




Reference	Description
EV@	EXT VGA
CIR@	CIR FUNC.
WOFP@	Debug switch

I/O Base Address	
------------------	--


I/O Address	
BADDR1-0	Data
0 0	XOR TREE TEST MOD
0 1	CORE DEFINED
1 0	2Eh 2Fh
1 1	164Eh 164Fh

SHBM=0: Enable shared memory with host BIOS




Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware


ID




SPI FLASH





INTERNAL KEYBOARD STRIP SET






Codec (CX20561)



GAIN	GPIO1	GPIO2
0dB	10K	10K
-6dB	omit	omit
-12dB	10K	omit
-18dB	omit	10K








BOM Option Table


Reference	Description
1412@	AMP HP
CDCHP@	CODEC HP


TE1M REV:A Stuff both for test







Quanta Computer Inc.
PROJECT : TE1M










Power Tree Table



Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH9M, HDMI, MMB, Power Board, RJ45/USB Board, LED Board, USB, CIR
+3VPCU	ICH9M, HALL SENSOR, LCD/LED Panel, KB, MMB, Kill SW, EC, SPI Flash, CIR, ID
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+1.8VSUS	GMCH, DDR
+SMDDR_VREF	GMCH, DDR
+SMDDR_VTERM	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH9M
+5V_S5	ICH9M, G-SENSOR
+5V	CPU, ICH9M, VGA, Camera, CRT, HDMI, SATA HDD, SATA ODD, PCMCIA, TP/LED Board, Felica, WiMAX LED, EC, INT SPK AMP, HP
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH9M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PCMCIA, Cardreader(OZ129T) Mini Card, KB, FP/LED Board, RJ45/USB Board, Bluetooth, New Card, PC Beep, EC, Codec(CX20561), HP, FM Tuner/MDC
+3V_S5	ICH9M, HDMI, Mini Card, RJ45/USB Board, New Card, Codec(CX20561)
+3VSUS	Codec(CX20561)
+1.8V	Cardreader(OZ129T)
+1.5V_S5	ICH9M, Codec(CX20561)