






INDEX







Pg#	Description	DNI LIST
1	Schematic Block Diagram	
2	Front Page	
3-4	Yonah	
5-10	Calistoga	
11-14	ICH7	
15-16	DDR2 SO-DIMM(200P)	
17	Clock Generator	
18-21	VGA	
22	LCD Conn. & SSP	
23	CRT Conn	
24	SATA & IDE Conn	
25	PCCARD/Conn & 1394	
26	Express Card & Smart Card	
27	Mini Card	
28	MDC Conn.	
29	SIO (MEC5004)	
30	SIO (MEC5018)	
31	SERIAL PORT & USB	
32	Flash ROM	
33	TP,BT & FIR	
34	Switch,Keyboard & LED	
35	FAN & Thermal	
36-37	Audio CODEC(STAC9200)/Phone Jack	
38-39	LOM (BCM5752)/Switch	
40-41	Docking Conn/Q-Switch	
42	System Reset Circuit	
43-44	Battery Selector & Charger	
45	DDR2_1.8VSUS, 0.9V	
46	1.5VSUS,1.05V(VTT)	
47	CPU Power	
48	D/D Power	
49	RUN Power Switch	
50	VGA DC/DC	
51	DCIN/Batt Conn.	
52	PAD& SCREW	
53	SMBUS BLOCK	

Power & Ground

Label	Pg#	Description	Control Signal
DC_IN+		AC ADAPTER (20V)	
PBATT+		MAIN BATTERY + (10~17V)	
PWR_SRC		MAIN POWER (10~20V)	
RTC_PWR3_3V		RTC & PCL POWER (3.3V)	
+12V		+12V	DRUNPWROK
VHCORE		CPU CORE POWER (1.25/1.15V)	RUNPWROK
V1_2RUN		AGTL+ POWER (1.2V)	RUNPWROK
+3VRUN		SLP_S3# CTRLD POWER	RUN_ON
+3VSUS		SLP_S5# CTRLD POWER	SUS_ON
+5VALW		8051 POWER (5V)	
+5VRUN		SLP_S3# CTRLD POWER	RUN_ON
+5VSUS		SLP_S5# CTRLD POWER	SUS_ON
+5VHDD		HDD POWER (5V)	HDDC_EN#
+5VMOD		MODULE POWER (5V)	MODC_EN#
STRB#5V		EXTERNAL FDD POWER (5V)	FDD/LPT#
+5VFAN1, +5VFAN2		FAN POWER (5V)	FAN_OFF/ON#
VDDA		AUDIO ANALOG POWER (5V)	RUN_ON
1_8VSUS		RESUME WELL IN ICH	
1_8VRUN		SLP_S3# CTRLD POWER	
+3VALW		8051 POWER (3V)	
V1_5RUN		AGP I/O POWER	
 GND	ALL PAGES	DIGITAL GROUND	
 GNDP		CPU POWER GND	
 CGNDP		CHARGER GND	
 DGNDP		DC/DC POWER GND	
 LANGND		COMBO CONN GND	












CPU_BSEL	BSEL2	BSEL1	BSEL0
133	0	0	1
166	0	1	1





Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 1.0" of the ITP
TMS	39 ohm +/- 5%	VTT	Within 1.0" of the ITP
TRST#	680 ohm +/- 5%	GND	Within 1.0" of the ITP
TCK	27 ohm +/- 5%	GND	Within 1.0" of the ITP
TD0	Open	VTT	Within 1.0" of the ITP


Note: Populate R5, R8, C372 & R430 when ITP connector is populated.





















RTC





Depop R369 if the MCH is driving CPUSLP# to the CPU. Place the resistors from ICH & MCH close together minimize stubs for either pop option.























R130 & C179 should be placed as close as possible to ICH ball.

Place TX DC blocking caps close ICH7.






Place series terms close to source.




		GNT5#	GNT4#
LPC	11	No stuff	No stuff
PCI	10	No stuff	Stuff
SPI	01	Stuff	No stuff

DOCK	REQ0	GNT0	PIRQA
Cardbus or Cardbus/1394	REQ1	GNT1	PIRQD
1394/MediaCard	REQ2	GNT2	PIRQC
LOM(4401)	REQ3	GNT3	PIRQB












Option to "Disable" clkrun. Pulling it down will keep the clks running.



PCIe wake event.





Place these close to ICH7.





MBID Table	MBID0	MBID1
TW3	Low	Low
DW1	High	Low
SW1	Low	High
...	High	High



MBID2	
SATA	Low
PATA	High



BOARD ID Selection


















FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33




Place these termination close to CK410M.




[illegible]

GMCH SDVO Signal to DVI Signal Bridge





CRT SWITCH



SEL	FUNCTION(COM)
LOW	IN_B0
HIGH	IN_B1




SATA Connector.







ODD CONNECTOR








~~PATA - HDD~~










Express Card






MiniCard WLAN connector






KBC-NS97551L









TOUCHPAD



Bluetooth



LED



AC Present (Orange)

System power (Blue)

25 PWR_LED

25 MBATLED1

Status:

1. Charge - ON

2. Discharge - OFF

Q14 DTC144EUA

Q16 DTC144EUA

Q15 DTC144EUA

D15

D16

R259 330

R261 330

R238 330

R239 330

R246 330

R96 0

D18 LED_BLUE



Q13 DTC144EUA

25 FM_LED

25 SATA_LED#

25 WL_LED#



KEYBOARD



WLAN

IE


MUTE



FAN



E-Mail

I/O Board CONN




PROJECT : SW1
Quanta Computer Inc.

1st FAN OUT CONNECTOR




PROJECT : SW1
Quanta Computer Inc.


Size	Document Number	Rev
Customer	FAN & THERMAL	1A
Date:	Wednesday, November 16, 2005	Sheet 29 of 46




Audio amplifier

GAIN1	SPKR MODE	HP MODE
0	10.5	3
1	9	0








C: 88E8053 LF PN: AJ080530010 (20050411)
1Mbits

C: Add 9 X GND Pad for LAN controller.
(20050411)



C: Add these GND pin for via hole to GND Plane.

C: Add RC (R37 change to 200K, Add C101) delay to control LOM_DISABLE#. (20050411)


C: Reserve R36. Change LANRST# to PCIRST# source from MB option modify. (2005/04/11)




DELAY PIN10 AT LEAST 150ms



A1A: Place termination resistors and caps as close to LAN controller as possible






PLACEMENT CLOSE TO EACH OTHER








0804 REDUCING THE LANVCC NOISE


Populate for 82573



CABLE DOCKING CONNECTOR








10/19 add for MAX8771 version 2 bug.

10/19 add for MAX8771 version 2 bug.



Place close to IC pin 27

Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.

10/19 change to 237K for heavy load jitter issue

10/19 change to 1000P for heavy load jitter issue

distribute evenly between N side and S side, preferably on secondary side.


Use differential routing away from switch nodes 8771LX1 and 8771LX2

distribute evenly between N side and S side, preferably on secondary side.

Sense lines are 18 mil wide, Z0=27.4 Ohm. Use differential routing with 7 mil spacing. Route external layer with solid GND reference (no split planes). Use 25 mil separation from any other signal.

Use differential routing away from switch nodes 8771LX1 and 8771LX2


DISCHARGE



200mils

S0-S5

0.5A



2.5V/ 1A

