


QL4 (15.6W) BLOCK DIAGRAM




01

PCB STACK UP 8L Dis. & UMA


LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : VCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT




CLOCK GENERATOR




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz




CPU bracket Hole.




PAD and HOLE




MINI CARD Hole.




MDC Hole.



EMI solution.






VGA bracket Hole.



PROJECT : QL4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CLOCK & Screw Holes	E
Date:	Friday, October 09, 2009	Sheet 2 of 44






PROJECT : QL4
Quanta Computer Inc.



Size Custom	Document Number	Rev E
	PROCESSOR 2/4(DDR)	
Date: Friday, October 09, 2009	Sheet 4 of 44	

VCC_AXG_SENSE [34]
VSS_AXG_SENSE [34]



AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1



PROJECT : QL4
Quanta Computer Inc.

Size Custom	Document Number PROCESSOR 4/4(GND)	Rev E
Date: Friday, October 09, 2009		Sheet 6 of 44

IBEX PEAK-M (PCI-E,SMBUS,CLK)



Port7 and Port8 HM55 not support

MiniWLAN

WWAN

LAN

Express Card




PROJECT : QL4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 2/5 (PCIE, SMBUS, CLK)	E
Date: Friday, October 09, 2009	Sheet 8 of 44	

[2,7,9,11,29,34,36,42] +1.05V
 [2,3,7,9,10,11,12,13,21,22,23,24,25,26,27,28,29,30,31,32,33,37,40,42] +3V
 [9,10,11,14,27,40] +3V5

IBEX PEAK-M (GPIO, VSS, NCT, RSVD)



IBEX PEAK-M (CND)



Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6
LG/CB	0=LG 1=CB						
UMA/Dis.		0=UMA 1=Dis.					
15.6" / 14"			0=QL4/TW9 1=QL4/SW9				
Switchable						1=YES 0=NO	

Board ID	ID6	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)

BOARD ID SETTING



A16 swap override Strap/Top-Block Swap Override jumper

GNT3#

Low = A16 swap override/Top-Block Swap Override enabled
High = Default

SV SET UP R271

SV_SET_UP

1-X High = Strong (Default)

Boot BIOS Strap

PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

11/17

0.18V

Danbury Technology Enabled

NV_ALE

High = Enable
Low = Disable

DMI Termination Voltage


NV_CLE


Set to Vcc when LOW
Set to Vcc/2 when HIGH


No Reboot Strap

[7,24] SPKR







[7] PCH_GPIO33









U33A
BGA969-NVIDIA-NB9P-GS
COMMON




NVVDD Maximum Settling Time




PEX_RST timing



[15,16,32,42] +1.05V_GFX






CHIP	PCI_DEVID:	STRAP2	ROM_SCLK
N11P-GS1	0x0CAF	1111 PU 45K	0010 PD 15K
N11M-GS1	0x0A3F	0101 PD 30K	1010 PU 15K

CHIP	PCI_DEVID:	STRAP2	ROM_SCLK
N101-GE	0xA8	0000 PU 5K	0010 PD 15K
N10M-GE	0xA8	0000 PU 5K	0010 PD 15K

Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

PCI_DEVID[4]/SUBVENDOR



Default: Hynix VRAM

4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (0402)]
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1% (0402)]
35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1% (0402)]
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]
20K/F 4: CS32002FB29 RES CHIP 20K 1/16W +1% (0402)

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111


VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Reserved	IDGH1G-04A1F1C-16X	PD 10K
0001	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Qimonda	H57Q1G63BFR-12C	PD 15K
0010	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Hynix	K4W1G1646E-HC12	PD 20K
0011	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Samsung		
0101	DDR3 64Mx16x8, 128bit, 1GB, 667MHz	Reserved		
0110	DDR3 64Mx16x8, 128bit, 1GB, 667MHz	Hynix	H5TQ1G63AFR-14C	
XXXX	DDR3 64Mx16x8, 128bit, 1GB, 667MHz	Samsung	K4W1G1646D-EC12	

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

HDCP ROM



Fill U36 to correct p/n as Top B/S P/N (AR0QT6VB002)


DHCP ROM	
HDCP_SCL	Low: Crypto ROM Hi: I2C ROM






PROJECT : QL4
Quanta Computer Inc.

Size Custom Document Number
N10M-GE (GPIO&STRAPS) 4/5 Rev E

Date: Friday, October 09, 2009 Sheet 17 of 44



U33G

BGA969-NVIDIA-NB9P-GS
COMMON


[38] +VGCORE




PROJECT : QL4
Quanta Computer Inc.



Size	Document Number	Rev
Custom	N10M-GE (POWER & GND) 5/5	E
Date: Friday, October 09, 2009 Sheet 18 of 44		

CHANNEL A: 256MB 512MB DDR3










- OPTION SIGNAL FROM NB FOR UMA VGA




DISP_ON R376 100K/F 4
 LVDS_BLOW R9 100K/F 4

B-stage change to 100k Ohm








HDMI PORT



R187 / R188 for Switchable / UMA




PV 0619 Only for Discrete and Hybrid



PROJECT : QL4
Quanta Computer Inc.


Size	Document Number	Rev
Custom	CRT/HDMI Conn	E
Date: Friday, October 09, 2009	Sheet 22 of 44	

[2,3,7,8,9,10,11,12,13,21,23,24,25,26,27,28,29,30,31,32,33,37,40,42] +3V
[11,24,25,27,28,30,32,40] +5V




+3V


AUDIO AMPLIFIER




MDC CONNECTOR





LED








NEWCARD (PCIEXPRESS*1 + USB*1)

[illegible]




Change net name from 3V_NEWAUX to 3VAUX






TOUCH PAD L/R SW1,SW2 in QL4 use, SW3,SW4 in TW9 use



B-stage change footprint to BL121-12R-TAND-12P-L








BRAIDWOOD

***BRAIDWOOD**

B-stage change


PV 0616 DEL debug Con.




PROJECT : QL4
Quanta Computer Inc.

Size Custom	Document Number XDP/BRAIDWOOD	Rev E
Date: Friday, October 09, 2009		Sheet 31 of 44


DGPU_Channel-A/B



IGPU_Channel-A/B



LVDS Channel Switch



To LVDS Conn.

BKLTCTL_PWM


To LVDS Conn.

BKLTEN / LVDDEN


SEL	FUNCTION
LOW	DGPU
HIGH	IGPU

SELx	Ay
LOW	B1
HIGH	B2


LVDS/CRT DDC Switch








VGA SWITCH



S	Yn
0	B0
1	B1




DGPU_HDMI



HDMISwitch

To HDMI Conn.





OC SETTING

S2 S1 S0 = 1 : 1 : 1 500mV 0dB Default
 S2 S1 S0 = 1 : 1 : 0 750mV 0dB
 S2 S1 S0 = 1 : 0 : 1 1000mV 0dB
 S2 S1 S0 = 1 : 0 : 0 600mV 0dB
 S2 S1 S0 = 0 : 1 : 1 500mV 0dB
 S2 S1 S0 = 0 : 1 : 0 500mV 1.5dB
 S2 S1 S0 = 0 : 0 : 1 500mV 3.5dB
 S2 S1 S0 = 0 : 0 : 0 500mV 6dB

OE#	SEL2	SEL1	Ay
0	X	1	A
0	1	0	B


EQ SETTING

S1 S0 = 1 : 1 3dB Default
 S1 S0 = 1 : 0 8dB
 S1 S0 = 0 : 1 3dB
 S1 S0 = 0 : 0 15dB



Mount R793 and R794 for UMA only

Only for NVIDIA




Un-mount for switchable function





PROJECT : QL4
 Quanta Computer Inc.

Size	Document Number	Rev
A3	HDMI Switch / Power CRTL	E
Date: Friday, October 09, 2009	Sheet 33 of 44	











+VGACORE Volt +/- 5%
 Countinue current:16A
 Peak current:18A
 OCP minimum 23A





+1.1V_PCH Volt +/- 5%
 Countinue current:12A
 Peak current:15A
 OCP minimum 18A





PROJECT : QL4
 Quanta Computer Inc.

Size Custom Document Number
 +1.1V_VTT/VGA Core RT820A Rev E
 Date: Friday, October 09, 2009 Sheet 38 of 44











For Discrete or switchable Only

+1.8 Volt +/- 0.1V
Continue current: 0.3A
Peak current: 1A




For Discrete or switchable Only



Change PC119 to 0.01u/25v as Discrete power sequence

For Discrete or switchable Only




R51 co-lay PQ71
R53/R54 co-lay PQ68

SEL	FUNCTION
LOW	DGPU
HIGH	IGPU

For Hybrid DGPU Power Rails Sequence

1. +3V_GFX, +1.05V GFX
2. +VGA_CORE -> DGPU_PG
3. 1.5V_GFX, +1.8V GFX


For Discrete Only




PROJECT : QL4
Quanta Computer Inc.

Power up sequence

LAN/RTC WAKE UP ENABLE.





LAN/RTC WAKE UP DISABLE.



PROJECT : QL4
Quanta Computer Inc.

Size Custom	Document Number Power up sequence	Rev E
Date: Friday, October 09, 2009	Sheet 43 of 44	



Switchable GPIOs	Descriptions
PCH_GPIO52	DGPU_SELECT#
PCH_GPIO36	DGPU_HOLD_RST#
PCH_GPIO50	DGPU_PWR_EN#
PCH_GPIO37	DGPU_PWR_OK
PCH_GPIO54	EDID_ELECT#