


ZRA SYSTEM DIAGRAM



LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT




Quanta Computer Inc.
PROJECT : ZRA

Block Diagram

Size	Document Number	Rev 1A
Block Diagram		
Date:	Monday, March 29, 2010	Sheet 1 of 48


Danube Power On Sequence



Notice:

- 1.CPU_LDT_RST# msut be asserted a minimum of 1ms prior to the assertion of CPU_PWRGD
- 2.CPU_CLKP/N must be within specification a minimum of 1ms prior to the assertion of CPU_PWRGD
- 3.CPU_PWRGD remains deasserted at least 1ms after both CPU_CLKP/N and all voltages to the processor are within specification for operation
- 4.all NB power rails(1.8V/1.2V/1.1V) valid before NB_PWRGD at least 1ms
- 5.stable input clocks from CLKGEN(HT_REFCLKP/N) to NB before NB_PWRGD at least 1ms

Danube GPU Power Sequence



Power on sequence required:

SB800:

- 1.+3.3V_S5 ramp before +1.1_S5
- 2.+3.3V ramp before +1.8V
- 3.+1.8V ramp before +1.1V
- 4.+3.3V ramp before +1.1V
- 5.+3.3V_S5 ramping down time>300us
- 6.All power rails rise time >= 50us, except +3.3V_S5<=40ms
- 7.100us<=+3.3V_S5 rise time<=40ms
- 9.VBAT (VCCRTC) must ramp at least 5 seconds before the S5 rails to allow start time for the internal RTC

(only in SB820M NB_PWRGD signal)
40ms <= SB_PWRGD00D to NB_PWRGD delay <= 42ms

RS880:

- 1.0<(+3.3V)-(+1.8V)<2.1
- 2.+1.8V ramp before +1.1V
- 3.+1.1V ramp before CPU_VDDNB_CORE

BOM naming rule

Items	Function	Name	Description
1	Internal CLK GEN	SGN@	
2	External CLK GEN	GN@	
3	iGPU	IV@	
4	dGPU	SW@	
5	iGPU & dGPU notice	SP@	


SB SMBUS Table





	CLK GEN	RAM	Mini Card (WLAN)
(SB_DA0)/(SB_CL0) (+3V)	V	V	V
Power Plane	+3V	+3V	+3V
MOS CKT (Level shift)	X	X	X*

*Reserve: There is not SMBUS function in AVL


EC SMBUS Table

	Battery	CPU thermal Sensor
EC775 SDA1 / SCL1 (+3VPCU)	V	
EC775 SDA2 / SCL2 (+3V)		V
EC775 SDA3 / SCL3 ()		
Power Plane	+3VPCU	+3V
MOS CKT (Level shift)	X	X









PROCESSOR POWER AND GROUND



3,4,6,7,15,29,38,41,43,44 +1.5VSUS
38 CPU_VDDNB_CORE
38 +V CORE
12,13,15,16,26,27,29,32,35,37 +3V_S5
3,6,7,10,11,12,13,14,15,16,18,20,25,26,27,29,30,32,33,34,35,37,38,39,40,41,42,43,44 +3V




3,4,5,6,10,11,12,13,14,15,16,18,20,25,26,27,29,30,32,33,34,35,37,38,39,40,41,42,43,44
4,6,41 +0.75V_DDR_VTT




signals	RS880	RX880
HT_TXCALP	Ra 301 ohm 1%	Ra 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	Rb 301 ohm 1%	Rb 1.21k ohm 1%
HT_RXCALN		

RES CHIP 1.21K 1/16W +-1%(0402)
 P/N : CS21212FB18

This block is for UMA only , Discrete can remove all component





Close to North Bridge

INT. DVI



To LAN


To WLAN-2



RS880 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

All RS880 Variants do not support analog TV-out functionality. As such, Y, C_Pr, and COMP_Pb



STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.



RS880M: Enables Side port memory

RS880M:INT_CRT_HSYNC

Selects if Memory SIDE PORT is available or not

1 = Memory Side port Not available

0 = Memory Side port available

Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]




For extrnal EEPROM Debug only


RS780/RX780/RS880




Display Port interface from PCIeGraphics (RS880/rs880M only)




RS880M --- ADD




20mils width



The RS880 family does not support CLMC architecture
The LDTREQ# connection from the CPU to
ALLOW_LDTSTOP of the Northbridge is no longer
required!




U28F



RX881/RS880 POWER DIFFERENCE TABLE

PIN NAME	RX881	RS880	PIN NAME	RX881	RS880
VDDHT	+1.1V	+1.1V	IOPLLVD	+1.1V	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	GND	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDI	GND	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	GND	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	GND	+1.1V
VDD18_MEM	GND	+1.8V	PLLVD18	GND	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	GND	+1.8V/1.5V	VDDLTP18	GND	+1.8V
VDDG33	+3.3V	+3.3V	VDDLTP18	GND	+1.8V
IOPLLVD18	+1.8V	+1.8V	VDDLTP18	NC	NC

+1.1V 2A for RS880M
+1.1V 1.3A for RX881







+1.1V 3,8,9,10,15,39
+1.8V 8,10,16,25,38,43,44
NB_CORE 33,40




Quanta Computer Inc.
PROJECT : ZRA

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO SB820



Board ID					不分BAP/BXP
	BOARD_ID4 GPIO14	BOARD_ID3 GPIO13	BOARD_ID2 GPIO12	BOARD_ID1 GPIO11	BOARD_ID0 GPIO10
0	N/A	BAP50	WO/Sideport	UMA	14"
1	N/A	BXP50	W/Sideport	Discrete	15.6"



change R301 footprint from 0402 to 0603
P/N from CS00002JB38 to CX08T600102

34 SUSB#
 34 SUSB#
 34 DNBSWON#
 16,27 SB_PWRGD_IN
 10 SUS_STAT#

D3 SPI_CS3#/GBE_STAT1#/EVENT21#
 F1 SLP_S3#
 H1 SLP_S5#
 F2 PWR_BTN#
 H5 PWR_GOOD
 G6 SUS_STAT#
 B9 SB_TEST0

SB800
 Part 4 of 5

[illegible]

12 SB_CLK_PCIE_RST#
26 CLK_PCIE_LAN_REQ#

29 SPKR
6,7,27 PCLK_SMB
6,7,27 PDAT_SMB
26 SB_SMBCLK1
26 SB_SMBDATA1
27 CLK_PCIE_2_REQ#

T45

AD19
AD10
AB21
AC18
AE20
AE19
AF19
AE22
AE22
F5
F4
AH21

CLK_REQ#4/SATA_IS0#GPI064
CLK_REQ#3/SATA_IS#GPI063
SMARTVOLT/SATA_IS2#GPI050
CLK_REQ#1/SATA_IS3#GPI060
SATA_IS4#FANOUT3/GPI055
SATA_IS5#FANIN3/GPI059
SPKR/GPI06
SCLO/GPI043
SDAO/GPI047
SCLL/GPI0227
SDAI/GPI0228
CLK_REQ#2/FANIN4/GPI062

MXM PWVR_EN
SB_GPI059
PCLK_SMB
PDAT_SMB
SB_SMBCLK1
SB_SMBDATA1
FSD_CLKREQ#

[illegible]

HD audio interface is +3VS5 voltage

OUT

R622 *10K 4 ACZ_BCLK M3 AZ_BITCLK

R328 *10K 4 ACZ_SDOUT N1 AZ_SDOUT

R329 *10K 4 ACZ_SDIN0 L2 AZ_SDIN0/GPIO167

R372 *10K 4 ACZ_SDIN1 M2 AZ_SDIN2/GPIO168

R373 *10K 4 ACZ_SDIN2 M1 AZ_SDIN2/GPIO169

R317 *10K 4 ACZ_SDIN3 M2 AZ_SDIN3/GPIO170

ACZ_RST# N2 AZ_SYNC

43 for EM1

USB_OC#/TRST#/GEVENT12#

HD AUDIO

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

532

533

534

535

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

554

555

556

557

558

559

560

561

562

563

564

565

566

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

586

587

588

589

590

591

592

593

594

595

596

597

598

599

600

601

602

603

604

605

606

607

608

609

610

611

612

613

614

615

616

617

618

619

620

621

622

623

624

625

626

627

628

629

630

631

632

633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648

649

650

651

652

653

654

655

656

657

658

659

660

661

662

663

664

665

666

667

668

669

670

671

672

673

674

675

676

677

678

679

680

681

682

683

684

685

686

687

688

689

690

691

692

693

694

695

696

697

698

699

700

701

702

703

704

705

706

707

708

709

710

711

712

713

714

715

716

717

718

719

720

721

722

723

724

725

726

727

728

729

730

731

732

733

734

735

736

737

738

739

740

741

742

743

744

745

746

747

748

749

750

751

752

753

754

755

756

757

758

759

760

761

762

76

[illegible]

ACPI / WAKE UP EVENTS

- USB11_18MISC: USB_FSDI1P/GPIO188, USB_FSDI1N/GPIO189, USB_FSDO1P/GPIO188, USB_FSDO1N/GPIO189, USB_HSD13P/GPIO188, USB_HSD13N/GPIO189, USB_HSD12P/GPIO188, USB_HSD12N/GPIO189, USB_HSD11P/GPIO188, USB_HSD11N/GPIO189, USB_HSD10P/GPIO188, USB_HSD10N/GPIO189

GPIO

- USB2_0: USB_HSD9P/GPIO188, USB_HSD9N/GPIO189, USB_HSD8P/GPIO188, USB_HSD8N/GPIO189, USB_HSD7P/GPIO188, USB_HSD7N/GPIO189, USB_HSD6P/GPIO188, USB_HSD6N/GPIO189, USB_HSD5P/GPIO188, USB_HSD5N/GPIO189, USB_HSD4P/GPIO188, USB_HSD4N/GPIO189, USB_HSD3P/GPIO188, USB_HSD3N/GPIO189, USB_HSD2P/GPIO188, USB_HSD2N/GPIO189

USB OC

- USB_HSD1P: USB_HSD1P/GPIO188
- USB_HSD1N: USB_HSD1N/GPIO189
- USB_HSD0P: USB_HSD0P/GPIO188
- USB_HSD0N: USB_HSD0N/GPIO189

EMBEDDED CTRL

- SCL2/GPIO193, SDA2/GPIO194, SCL3_LV/GPIO195, SDA3_LV/GPIO196, EC_PWM1/EC_TIMER1/GPIO197, EC_PWM1/EC_TIMER1/GPIO198, EC_PWM2/EC_TIMER2/GPIO199, EC_PWM3/EC_TIMER3/GPIO200, KSO_0/GPIO205, KSO_1/GPIO210, KSO_2/GPIO213, KSO_3/GPIO214, KSO_4/GPIO215, KSO_5/GPIO216, KSO_6/GPIO217, KSO_7/GPIO218, KSO_8/GPIO219, KSO_9/GPIO220, KSO_10/GPIO221, KSO_11/GPIO222, KSO_12/GPIO223, KSO_13/GPIO224, KSO_14/GPIO225, KSO_15/GPIO226, KSO_16/GPIO227, KSO_17/GPIO228

USB

CLK 48M USB R301 SBK160808T-600Y-N 6

G19 USB RCOMP SB R283 11.8K/F 6

J10 X
H11 X

H9 USB FDS12P
J8 USB FSD12N T51
T53

B12 USBP5+ 30
A12 USBP5- 30 **USB card reader**

F11 USBP12+ 31
E11 USBP12- 31 **USB board**

F14 USBP11+ 31
E12 USBP11- 31 **USB board**

J12 USBP10+ 31
J14 USBP10- 31 **USB board**

A13 USBP9+ 32
B13 USBP9- 32 **BLUETOOTH**

D13 USBP8+ 25
C13 USBP8- 25 **USB CAMERA**

G12 USBP7+ 31
G14 USBP7- 31 **Finger Print**

G16 X
G18 X

D16 X
C16 X

B14 USBP4+ 27
A14 USBP4- 27 **WLAN MINI**

F18 X
E16 X

J16 X
J18 X

B17 USBP1+ 35
A17 USBP1- 35 **DOCKING**

A16 USBP0+ 31
B16 USBP0- 31 **On board USB**

Only USB Port


D25 SB SCLK2
F23 SB SDATA2
B26 SB GPIO195
E26 SB GPIO196
F25 ✗
E22 ✗
F22 ✗
E21 → GPIO199 16
GPIO232 16

Check list


SB GPIO195 R563 10K 4

SB GPIO196 R549 10K 4

SATA ODD




VDD- - S/B CORE power



REQUIRED STRAPS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OF RESISTORS.





	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	INT. CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	EXT. CLKGEN ENABLE	L,H=LPC ROM L, L=FWH ROM	DEFAULT


internal have pull Hi 10K

DEBUG STRAPS



SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	DISABLE I2C ROM DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	ENABLE I2C ROM use REQ3# as SDA use GNT3# as SCL	ENABLE PCI MEM BOOT



Park XT
P/N:AJ077400T08









	GDDR5	GDDR3	DDR3(Default)
+1.5V_VGA	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

Designator	For M97-M2	For Mannhatton
Rc	10K	10K
Rd	0R/Short	51R
Re	DNI	DNI
Ca	2.2nF	68pF

+1.5V_GPU 19.23,24.43
+1.5V_GPU 18.21,22.43
+1.5V_GPU 17.18,21.44
+VGPU_CORE 42
+VGPU_CORE 42
+3V 3.5,6.7,10.11,12.13,14,15,16,18,25,26,27,29,30,32,33,34,35,37,38,39,40,41,42,43,44




GND#61/ PX_EN
PowerXpress control signal for Madsion
and Park only
If not used, can be disconnected.
PX_EN = HIGH, turn off
PX_EN is used to turn ON/OFF some
regulators for PowerXpress mode.
An output high '3.3V' will turn the
regulators ON. PX_EN outputs low (0V)
by default.
If this signal is unused, it can be NC (not
connected) or connected to ground.

R71
*SW@4.7K_4
B-TEST 0223
Pin AL21 to Ground for Broadway

BIF_VDDC should be connected to VDDC if BACO feature not used.
(Separate Core power for PCIe bus macros
Connector to VDDCin non-over-Xpress designs ZR8

PIN different between Broadway and Madison			
Pin	Broadway	Madison	
VDDC#32 / BIF_VDDC (N27)	VDDC	BIF_VDDC	
VDDC#42 / BIF_VDDC (T27)	VDDC	BIF_VDDC	
GND#61 / PX_EN (AL21)	GND	PX_EN	
	TS_A	NC_TS_A	

PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Function Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRs_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX_M25P10A:101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	(Recommended setting as 5.0 GT/s capability will be controlled by software.)
GPIO_9_ROMSO H2SYN GPIO_21_BB_EN	GPIO8 H2SYN GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYN VSYN	AUD[1]: 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable 1 = VGA controller capacity disable (The device will not be recognized as the system's VGA controller.)	0	
VIP_DEVICE_STRAP_DIS	V2SYN	0 = DRIVER would ignore the value sample on VHAD_0 during RESET. 1 = DRIVER would use the value sample on VHAD_0 during RESET.	0	

SERIAL ROM Default don't put



Thermal Sensor




DDR3 Memory Aperture size

DDR3 Memory Aperture size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVDPDATA_2	RAM_STRAP1 DVDPDATA_1	RAM_STRAP0 DVDPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512Mb			
			1Gb	1	0	0
			2Gb			
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512Mb			
			1Gb	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2Gb			
AMD	23EY2387MA12-SZ	AKD5LGGT700	1Gb	0	1	0


B-TEST 0128

+1.8V_GPU → +1.8V_GPU 18,20,21,43
+3V_D → +3V_D 17,18,20,25,35




Park, M29M Use Channel B Memory Interface Only
CHANNEL A: 512MB DDR3 (64M*16*4pcs)

19 VMA_DQ[63..0] VMA DQ[63..0]
19 VMA_DM[7..0] VMA DM[7..0]
19 VMA_RDQS[7..0] VMA RDQS[7..0] QSA#[7..0]
19 VMA_WDQS[7..0] VMA WDQS[7..0] QSA#[7..0]



CHANNEL B: 512MB DDR3 (64M*16*4pcs)




BOT Down


TOP Down

TOP Up


BOT Up




CRT MUXs / No MUXs




CRT LVDS MUXs / No MUXs




LVDS MUXs / No MUXs




LVDS MUXs / No MUXs




CRT LVDS MUXs / No MUXs




CAMERA Module(CCD) / Digital MIC




CRT SWITCH




CRT




LCD Power




Backlight Control




Lid Switch (HSR)




Lid Switch (HSR)




Giga-LAN BCM57760(LAN)




Flash (1M) for ASF2.0




LAN SWITCH



TRANSFORMER




RJ45(LAN)




MINI-CARD WLAN(MPC)

H=7mm



TPM




Resiger Base Address	
BADD=0	2E / 2F
BADD=1 (default)	4E / 4F

Quanta Computer Inc.
PROJECT : ZRA


Size	Document Number	Rev
	MINI CARD(WALN)/TPM1.2	1A
Date:	Monday, March 29, 2010	Sheet 27 of 48

SATA HDD(HDD)




SATA ODD (ODD)

B-TEST 0129




ODD POWER(ODD)



Quanta Computer Inc.
PROJECT : ZRA

Size	Document Number SATA-HDD/ODD	Rev 1A
Date:	Monday, March 29, 2010	Sheet 28 of 48


AUDIO CODE(CX20672)




EXTERNAL MIC




LINE-OUT/SPDIF0(AMP)




INT SPEAKER CONN





Jack Detect Resistor




MDC Module




SPDIF




USB PORT(USB)




USB BOARD CONN(USB)



Touch Pad




Finger Print




Quanta Computer Inc.
PROJECT : ZRA

Size	Document Number USB/USB DB/TP/FP	Rev 1A
Date:	Monday, March 29, 2010	Sheet 31 of 48

POWER DB CONN(UIF)




BLUETOOTH CONN(BTM)




LED(UIF)


Power LED




Battery LED




BXP Power LED




BXP Power SW



SATA LED




CAPS LED




ESD(EMC)


K/B(KBC)




CPU FAN(THM)




EMI CAP



HOLE(OTH)



EC(KBC)




I/O ADDRESS SETTING(KBC)

SHBM=0: Enable shared memory with host BIOS


SHBM $\xrightarrow{R234}$ SHBM_R $\xrightarrow{10K_4}$ $\rightarrow$ GND

Disabled (*) if using FW device on LPC.
Enabled (0) if using SPI flash for both system BIOS and EC firmware

SM BUS PU(KBC)




SPI FLASH(KBC)




If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


HWP(KBC)



Palm Rest Thermal Sensor(THM)



POWER-ON Switch(KBC)



INTERNAL KEYBOARD STRIP SET(KBC)




DOCKING

TXC_HDMI-	R499	*100F_4	TXC_HDMI+
TX0_HDMI-	R500	*100F_4	TX0_HDMI+
TX1_HDMI-	R502	*100F_4	TX1_HDMI+
TX2_HDMI-	R504	*100F_4	TX2_HDMI+


EMI

change L78 L79 L80 footprint from RC8693 to RC8482






UMA/DISCRETE select for DVI


From RS880M





From dGPU





UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin




DVI HPD SENSE








SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8





$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$


$$Frequency = Vout / (Vin * TON)$$

A04710 $R_{dson} = 11.7 \sim 14.2m\Omega$
 $L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1\mu * 272k * 19)$
 $\sim 3.646A$
 $14.2m * 10 = RILIM * 20\mu A$
 $RILIM = 7.1K \sim 7.15K$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$


$$VOUT = (1 + R1/R2) * 0.75$$














Quanta Computer Inc.
PROJECT : ZRA

Size	Document Number NB_CORE(UP6111A)	Rev 1A
Date: Monday, March 29, 2010		Sheet 40 of 48




	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF





For EC control thermal protection (output 3.3V)

ZRA Power tree



POWER	Distribution
+5VPCU	RTC
+5V_S5	USB connector (MB/DB/docking)
+5V	CRT, LVDS switch, HDD, ODD, Audio codec, USB, Fan, DVI
+3VPCU	RTC, Lid switch, Battery LED, Keyboard, SPI flash, EC
+3V_S5	SB880, Lan, TPM, Bluetooth, Power LED, MDC
+3V	Clock gen, RS820, SB880, LVDS, WLAN, TPM, Audio codec, Card reader, LED, EC, Camera
+3V_D	GPU
+2.5V	CPU
+1.8V	RAM, RS820
+1.8V_GPU	GPU
+0.75V_DDR_VTT	RAM
+SMDDR_VREF	RAM
+1.5VSUS	CPU, RAM
+1.5V_GPU	GPU, VRAM
+1.5V	WLAN
CPU_VDDR	CPU
+1V	GPU
+1.1V_S5	SB820
+1.1V	Clock gen, CPU, RS880
+1.1V/7.5A	RS880
+1.1V/7.07A	RS880
+VGPU_CORE	GPU
CPU_VDDNB_CORE	CPU
VCORE	CPU

Model	REV	DATE	CHANGE LIST	NOTE
ZRA	A1A	11/24	1.Change Hole31___P29(unguard hole) 2.Change CN9009___P32(ME modify T/B connector from 6pin to12 pin) 3.Del R7528 ∙ R7529___P28(for all acer project in 2010=>short the WLAN_LED and WWAN_LED)	ECN Release
		11/25	1.Add power tree___P46 2.Change CN7019 footprint___P29(NEW=>sata-c166h2-12204-l-22p-r) 3.Change PC9064 ∙ PR9021 ∙ PR9025 P/N___P37(PC9064=>CH5104K1900 ∙ PR9021=>CS41502JB10 ∙ PR9025=>CS33902JB01) 4.Stuff R7118 ∙ R7115___P11 (for NB REV:11 use) 5.Exchange R7105 ∙ C7228___P20(reference AMD design) 6.Del U7033A PINAA4 funcyion___P13(reference AMD design) 7.Rename U7033A PINAJ6 net name___P13(reference AMD design, change from PG_GPUIO_ENA to dGPU_PWROK)	
		11/26	1.Change R7029___P20(AMD suggest change from 1k to 10k) 2.no stuff R7060___P19 3.Change R7061 ∙ R7070 ∙ R7032___P18(AMD suggest change from 1k to 10k) 4.Change R7108 ∙ R9038___P18(AMD suggest change from 1k to 0R) 5.no stuff R7029___P20 6.Change GPU_VID1 net___P19(change from U7022B PIN AK14 to AM13) 7.Change GPU_VID2 net___P19(change from U7022B PIN AM13 to AL13) 8.Modify Board ID schematic___P13 ∙ P15(follow ZR8_B) 9.Add LED4 ∙ R9252 ∙ RV5___P33(SATA LED movie from DB to MB)	
		11/27	1.Change R9629 footprint___P28(from 0603 to 0402) 2.Change CN7022 H___P28(from H=5.6 to H=7) 3.Change PJ2 battery footprint___P37(new => bat-bhp-08afeb-8p-l-v) 4.Change PR3013 ∙ PR3017 ∙ PR3010 value___P43	
		12/01	1.Change L7031 ∙ L7060 ∙ L7026 ∙ L7035 ∙ L7032 ∙ L7061 ∙ L7021 ∙ L7033 value___P28(change to PBY160808T-221Y-N) 2.Modify Power tree	
		12/03	1.Change L9000 footprint___P27(from 0806 to 0805) 2.Change CN9007 P/N___P30(from DFHD12MS788 to DFHD12MS621)	
		12/08	1.Change C7343 value_P6(from 1000P to 2200P) 2.Change C9098 ∙ C9119 ∙ C9120 ∙ C9121 ∙ C9122 ∙ C9123 value_P34(from 0.1u/10V to 0.1u/25V) 3.Change R7437 value_P11(from 140 ohm to 133ohm ==> AMD suggest use docking need matching 133 ohm)	
		12/09	1.Change C7063 value_P21(from SPE@ to SW@) 2.Change C7404 value_P23(from SPE@ to SP@) 2.Add R9253_P33	
		12/11	1.rename 2.Change PC24 P/N_P37(from CH5104K1900 to CH5104K9906) 3.Change PC55 ∙ PC56 ∙ PC57 ∙ PC58 ∙ PC139 ∙ PC140 P/N _P6/P39(from CH733RM8802 to CH733RY8802) 4.Change PL11 P/N_P39(from DC+18V0MZ04 to CV+18V0MZ04) 5.Change LED2 footprint_P33(change to ledltst-s326kgjskt-3p-nb4)	
		12/15	1.Change CN6 P/N_P32(from DFFC04FR014 to DFFC04FR018) 2.DEL R384 ∙ LED6 ∙ RV7_P33(DEL BLUETOOTH LED function) 3.Add T100_P33	
		12/16	1.Add Hole NUT P/N_P32 2.DEL CN20 PIN73/PIN74_P36(change from GND to NA)	
		12/28	1.Modify power sequence_P2 2.Modify power tree_P46	
		01/20	1.Del JP15 ∙ JP16 ∙ JP20 ∙ JP21___P37 2.Del JP14 ∙ JP13 ∙ JP12 ∙ RP201 ∙ RP213 ∙ RP209 ∙ RP210___P38 3.no stuff PC141___P38 4.Change PL12 P/N to CV-2280MZ05 ∙ footprint to CHOKE-PCMC063T-3R3MN-smt___P38 5.Change PC154 and PC138 P/N to CC71004MZ01 and Value from 27uF to 100uF___P38 6.Del JP19 ∙ JP17 ∙ JP18___P39 7.Del JP7 ∙ JP8 ∙ JP10___P40 8.Del JP6 ∙ JP9 ∙ JP11___P41 9.no stuff PR165___P41 10.stuff PR70___P41 11.Del JP3 ∙ JP4 ∙ JP5___P42 12.Del JP2 ∙ JP1___P43	

B1A

Model	REV	DATE	CHANGE LIST	NOTE
ZRA	B1A	01/28	1.Change Q9 P/N to BAM700200F6___P20 2.Change PC17 footprint to 0603___P36 3.Change PC11 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06___P36 4.Change PC169 、PC173 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06___P37 5.Change PC158 、PC62 、PC142 、PC143 、PC135 、PC136 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06___P38 6.Change PC185 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06___P39 7.no stuff PC67___P39 8.Change PC120 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06___P40 9.no stuff PC129___P40 10.Change PC114 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06___P41 11.no stuff PC21___P43 12.no stuff PC25___P44 13.Change PQ5 P/N from BA144EUAZ04 to BA001430Z31___P43 14.Change PC133 Value from 560uF to 330uF , footprint form ECAP6_3X6_1-7_2 to CC7343 , P/N from CC7560JMJZ15 to CH733RY8802___P40 15.Change PC106 Value from 560uF to 330uF , footprint form ECAP6_3X6_1-7_2 to CC7343 , P/N from CC7560JMJZ15 to CH733RY8802___P42 16.no stuff R148 、R144___P10 17.Del Clock Generator___P3 18.Del R166 、R163 、R162 、R165 、RP21___P10 19.Del RP26 、RP14 、RP13 、RP27 、RP33 、RP30 、RP29___P12 20.Del R274 、R297___P13 21.Change R289 from 100K to 10K___P13 22.Change C687 、C686 from 18P to 27P___P18 23.no stuff R428 、R429___P22 24.Modify DDR3 Memory Aperture size table___P22 25.Add F1___P25 26.Change L32 、L38 、L40 from BLM18BA470SN1 to BLM18BA220SN1D___P25 27.Change R80 from 1.24K to 1.21K___P26 28.Change U14 footprint to soic8-8-1_27-at45db011d___P26 29.Change R60 from 100K to 10K___P26 30.Del R2___P26 31.Del R593___P27 32.Modify CN16 schematic___P30 33.Change D10 P/N to BCRB500VZ29___P34 34.Change CN20 footprint to DOCK-SP07-10207-19-64P-H-SMT___P35	ECN Release
		01/29	1.Change C797 、C798 from 22P to 27P___P12 2.Change CN13 footprint to rj45-130452-g-12p-v , P/N to DFTJ12FR154___P26 3.Change C843 、C846 from 12P to 18P___P27 4.Change U35 PIN21 netname to LPC_CLK0___P27	
		02/01	1.Add R162___P12 2.Del R90___P17 3.no stuff R76 、R83 、R91 、R45___P17 4.Add C494 、U34___P25 5.Add CN27___P29 6.Del L43 、L45 、L81 、L82 、L66 、L67___P29 7.stuff R225 、Q17 (Del IV)___P35 8.Add CN28 、L91 、L92 、L93 、L83 、L84 、L88 、C785 、C786___P35 9.Modify CN20 netname___P35 10.stuff R43___P17	
		02/02	1.Add R384___P15 2.Add R554___P29	
		02/05	1.Add Q43 、Q42 、Q44___P5 2.Add F2 、F3___P35	
		02/08	1.Modify R256 schematic to U17 PIN2___P30	
		02/10	1.change L77 P/N to CX163210007 , foot print to CHOKE-WCM3216-4P___P35 2.Add C495 、C498___P31 3.no stuff C441 、C446 、C476 、C475 、C478 、C477___P35 4.change CN28 PIN13 、PIN14 from GND to NC___P35 5.change CN27 PIN13 、PIN14 from GND to NC___P29 6.Change L32 、L38 、L40 P/N from BLM18BA220SN1D to BLM18BA470SN1___P25 7.Change C377 、C363 、C351 、C349 、C365 、C376 value from 10p to 6.8p , P/N to CH-6806TB01___P25 8.add C796 、C502 、C506 、C522 、C792 、C794___P35 9.change L78 、L79 、L80 P/N to CX8BA470003___P35	

Model	REV	DATE	CHANGE LIST	NOTE
ZRA	B1A	02/10	10.Add C812、C816、C817、C824、C825、C830____P29 11.Add C834____P29 12.Add C831、C837、C836、C838、C862、C863、C864、C865、C869、C870、C871____P33 13.Add C866、C867____P31 14.Change R292,R364,R367,R286,R293,R287,C610,C537 footprint to short pad____P29 15.Add C868____P33	ECN Release
		02/11	1.Add C872____P31 2.Add R90____P32	
		02/21	1.Change netname LPC_CLK1 to LPC_CLK0____P34 2.no stuff R540、R536、C782、C474、U31____P3 3.no stuff RP20____P27	
		02/23	1.Change R308、R311 from 5.1R to 39R____P29 2.Change R71 from 0 ohm to 4.7k ohm and not stuff R71____P20 3.Change L78、L79、L80 from BEAD 47R TO 0R____P35 4.Change L91、L88、L92、L93、L84、L83 from BEAD 120R TO 0R____P35 5.No stuff R262、R257、Y3、C496、C497、and stuff R261、R256____P30 6.stuff R292、R364、R367、R286、R293、R287、C610、C537 to 0R____P29 7.ADD PC190 10pF____P41 8.No stuff PC125____P41 9.change PR226 from 143K => 182k、放置OCP的點____P37 10.change PR60 from 5.23K => 6.1k、放置OCP的點____P41 11.change R339、R340 to L66、L67、and change value from 0R to BEAD____P29	
		02/25	1.No stuff PR178____P41 2.change R130 from 2.2K => 300R、Accord with LDT riss time SPEC____P10 3.change U15 P/N from AL003257K28 to ALBT3257K18____P25	
		02/26	1.NO stuff R331 (不分BAP/BXP)____P12	
		03/22	1.change R175 0ohm to bead(CX8PG221003) and C339 from 0.1uF to 2.2uF(CH52201K991), for monitor noise issue.____P10	