

Schematic Page Description :

01 -- Page Description
02 -- System Block Diagram
03 -- Power Map
04 -- Power Sequence 1/2
05 -- Power Sequence 2/2
06 -- Clock
07 -- SMBus Block Diagram
08 -- GPIO list
09 -- CLOCK GENERATOR
10 -- MCP 1/7(CLK/CTRL/MISC)
11 -- MCP 2/7(DDR3 CHANNEL A)
12 -- MCP 3/7(DDR3 CHANNEL B)
13 -- MCP 4/7(PCIE/DMI)
14 -- MCP 5/7(VCCP)
15 -- MCP 6/7(MISC/VCC)
16 -- MCP 7/7(GND)
17 -- SODIMM 1
18 -- SODIMM 2
19 -- SODIMM 3
20 -- SODIMM 4

21 -- PCH 1/6 (DMI/FDI/VIDEO)
22 -- PCH 2/6(SATA/RTC/HDA/LPC)
23 -- PCH 3/6(PCIE/USB/CLK/NV)
24 -- PCH 4/6(GPIO/CPU)
25 -- PCH 5/6(POWER)
26 -- PCH 6/6(GND)
27 -- MXM 3.0
28 -- Audio Codec(ALC888)
29 -- AMP (MAX9736D)
30-- JMB380 CR &1394
31 -- HDD/ODD
32 -- MINI PCIE (WLAN/TV)
33 -- USB/CCD/BT/MT
34 -- Panel (DP/LVDS)
35 -- Panel (Control)
36 -- CRT
37 -- EC ITE 8512N/FLASH
38 -- NVRAM
39 -- I/O connector
40 -- XDP/BRAIDWOOD

41 -- FAN/Thermal Protection
42 -- ADP AC IN
43 -- CPU VCC_CORE (NCP5392)
44 -- VAXG (NCP5380A)
45 -- DDR3 1.5V(TPS51116)
46 -- CPU_VTT(NCP1589A)
47 -- +12V/ HDD(NCP1587)
48 -- 3V/5V PCU/S5
49 -- +1.8V/+1.05V




Quanta Computer Inc.

PROJECT : ZN9


Size	Document Number	Rev
	Page Description	F
Date: Monday, March 29, 2010	Sheet 1 of 51	

F01 System Block Diagram



M/B



Power Rail	Destination	Voltage	SO Current
+VCC_CORE	Lynnfield : Default for initial power up	0.65V-1.4V 1.1V	90A(TDC)
V_AXG			
+1.1V_VTT	Lynnfield : Memory controller & shared cache Ibex Peak : DMI Ibex Peak : CPU_IO	1.045V-1.1V-1.155V 1.1V 1.05V-1.1V-1.16V	30A(TDC) 0.065A 0.001A
+1.8V	Lynnfield : Internal processor PLL Ibex Peak : Internal PLL & VRMs Ibex Peak : Dual channel NAND I/F	1.71V-1.8V-1.89V 1.71V-1.8V-1.89V 1.71V-1.8V-1.89V	1.1A 0.196A 0.156A
+1.5V_SUS	Lynnfield : CPU I/O Voltage for DDRIII DIMM :	1.425V-1.5V-1.575V	6A
SMDDR_VTERM	DDRIII Terminator:	0.75V	2A
+1.05V	Ibex Peak : VccCore Ibex Peak : Vcc core I/O buffer Ibex Peak : DMI buffer voltage Ibex Peak : Display PLL A power Ibex Peak : Display PLL B power	0.998V-1.05V-1.1V 0.998V-1.05V-1.1V 0.998V-1.05V-1.1V 0.998V-1.05V-1.1V 0.998V-1.05V-1.1V	1.629A 3.251A 0.065A 0.075A 0.075A
+1.5V	Mini PCIE : +1.5V(WLAN)		
+3V	Ibex Peak : I/O buffer voltage Ibex Peak : Display DAC Analog power CH7308 : LVDD ALC662 : DVDD Mini PCIE : +3.3V(WLAN) CAREMA	3.14V-3.3V-3.47V 3.14V-3.3V-3.47V	0.357A 0.069A
	Ibex Peak : Core well Ref. voltage SATA ODD SATA HDD(2.5" x SSD) ALC662S : AVDD Touch Screen LCD Panel USB: x 12 ports	4.75V-5V-5.25V 5V	0.001A 6A
+12V			
+3V_S5	Ibex Peak : Intel Management Engine Ibex Peak : Suspend well I/O Buffer Ibex Peak : HD Audio controller Suspend Voltage LAN 82578DM : VDD CLK Gen_CK505 : VDD EC(IT8512) : VSTBY SPI FLASH ROM	3.14V-3.3V-3.47V 3.14V-3.3V-3.47V 3.14V-3.3V-3.47V	0.086A 0.168A 0.006A
+5V_S5	Ibex Peak : Suspend well Ref. Voltage	4.75V-5V-5.25V	0.001A
	INVERTER : Vin FAN_CPU		
+3VPCU			
+5VPCU			
15VPCU			
VIN			




Power Sequence




POWER SEQUENCE


Voltage Rails

Power	Voltage	S0	S3	S4	S5	PCU	G3	Crit Signal
+NCRTC	3V	ON	ON	ON	ON	ON	ON	
VIN	18.5V	ON	ON	ON	ON	ON	OFF	Adaptor In
+5VPU	5V	ON	ON	ON	ON	ON	OFF	Adaptor In
+5VPCU	3.3V	ON	ON	ON	ON	ON	OFF	Adaptor In
+5V_S5	5V	ON	ON	ON	ON	OFF	OFF	S5_PWRON
+3V_S5	3.3V	ON	ON	ON	ON	OFF	OFF	S5_PWRON
+5V_S3	5V	ON	ON	OFF	OFF	OFF	OFF	S3_SV_EN
+1.5V_S0S	1.5V	ON	ON	OFF	OFF	OFF	OFF	SUSION
S0SD0_VTSSK	0.75V	ON	OFF	OFF	OFF	OFF	OFF	SUSION
+12V	12V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+5V	5V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+3V	3.3V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.5V	1.5V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.05V	1.05V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.8V	1.8V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.1V_VTT	1.1V/1.05V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
V_AIO	777V	ON	OFF	OFF	OFF	OFF	OFF	GFX_VR_EN
+VCC_CORE	777V	ON	OFF	OFF	OFF	OFF	OFF	VRON

[illegible]




ZN7 SMBus Block Diagram




NAME	GPIO/PIN	I/O	DESCRIPTION	ACTIVE
		I		INITIAL : HIGH / ACTIVE : LOW
		B		
		I		
		I		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		O		
		I		
		I		
		I		
		I		
		I		
		I		
		I		
		I		
		O		
		O		
		O		
		I		
		I		

NAME	GPIO/PIN	I/O	DESCRIPTION	ACTIVE
		I		
		B		
		I		
		I		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		I		
		I		
		I		
		I		
		I		
		I		
		O		
		O		
		O		
		O		
		I		
		I		

Clock Generator




CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus



CLK Enable






Quanta Computer Inc.
PROJECT : ZN9

Size	Document Number	Rev
	Clock Generator	F
Date:	Monday, March 29, 2010	Sheet 9 of 51


CFG	H	L	Notes
0			H:1x16, L:2x8
1	RSVD		
2	RSVD		
3	NORM	RSVD	LANE REVERSAL
4	DISABLE	ENABLE	DP PRESENCE
5	RSVD		
6	RSVD		

CFG 0-6 all internal PULL-UP


Need to be placed close to processor to minimize ESD risk



VID[7:0] : 00101110 =>1.325V@VCC,Max
2009B FMB processors supported



CAD NOTE:
PLACE TDO TERMINATION NEAR XDP CONNECTOR
PLACE TCK/TDI/TMS END TERMINATION NEAR CPU



Quanta Computer Inc.
PROJECT : ZN9

Size	Document Number	Rev
	MCP (CLK/CTRL/MISC)	F
Date:	Monday, March 29, 2010	Sheet 10 of 51

19,20 M_B_DQ[63:0] << >>

>> M_B_A[15:0] 19,20


19,20 M_DM_B[7:0] << >>



CN23B

CN CPU SOCKET SMD LGA1156



2/10



SB_MA15	AV11	M B A15		
SB_MA14	AY12	M B A14		
SB_MA13	AW28	M B A13		
SB_MA12	AW15	M B A12		
SB_MA11	AW16	M B A11		
SB_MA10	AY25	M B A10		
SB_MA9	AY16	M B A9		
SB_MA8	AT17	M B A8		
SB_MA7	AU16	M B A7		
SB_MA6	AW17	M B A6		
SB_MA5	AV17	M B A5		
SB_MA4	AY18	M B A4		
SB_MA3	AU17	M B A3		
SB_MA2	AV18	M B A2		
SB_MA1	AU18	M B A1		
SB_MA0	AU20	M B A0		
SB_BS2	AV12	M BA B2	>>M_BA_B2	19,20
SB_BS1	AW25	M BA B1	>>M_BA_B1	19,20
SB_BS0	AU25	M BA B0	>>M_BA_B0	19,20
SB_RAS_N	CAW26	M B RAS#	>>M_B_RAS#	19,20
SB_CAS_N	CAW27	M B CAS#	>>M_B_CAS#	19,20
SB_WE_N	CAU26	M B WE#	>>M_B_WE#	19,20
SB_CS_N7	AK24	1	TP36	
SB_CS_N6	AL24	1	TP35	
SB_CS_N5	AM24	1	TP34	
SB_CS_N4	AM23	1	TP29	
SB_CS_N3	AV29	M CS# B3	>>M_CS#_B3	20
SB_CS_N2	AV26	M CS# B2	>>M_CS#_B2	20
SB_CS_N1	AW29	M CS# B1	>>M_CS#_B1	19
SB_CS_N0	AY27	M CS# B0	>>M_CS#_B0	19
SB_ODT3	AU28	M ODT B3	>>M_ODT_B3	20
SB_ODT2	AV27	M ODT B2	>>M_ODT_B2	20
SB_ODT1	AU29	M ODT B1	>>M_ODT_B1	19
SB_ODT0	AU27	M ODT B0	>>M_ODT_B0	19
SB_CKE3	AV9	M CKE B3	>>M_CKE_B3	20
SB_CKE2	AU9	M CKE B2	>>M_CKE_B2	20
SB_CKE1	AY9	M CKE B1	>>M_CKE_B1	19
SB_CKE0	AW8	M CKE B0	>>M_CKE_B0	19
SB_CK3	AR19	M CLK DDR B3	>>M_CLK_DDR_B3	20
SB_CK2	AN17	M CLK DDR B2	>>M_CLK_DDR_B2	20
SB_CK1	AN16	M CLK DDR B1	>>M_CLK_DDR_B1	19
SB_CK0	AT15	M CLK DDR B0	>>M_CLK_DDR_B0	19
SB_DQS8	AR14	M B DQS8	>>M_B_DQS8	19,20
SB_DQS7	AL37	M B DQS7	>>M_B_DQS7	19,20
SB_DQS6	AM36	M B DQS6	>>M_B_DQS6	19,20
SB_DQS5	AR37	M B DQS5	>>M_B_DQS5	19,20
SB_DQS4	AP32	M B DQS4	>>M_B_DQS4	19,20
SB_DQS3	AR32	M B DQS3	>>M_B_DQS3	19,20
SB_DQS2	AT25	M B DQS2	>>M_B_DQS2	19,20
SB_DQS1	AR24	M B DQS1	>>M_B_DQS1	19,20
SB_DQS0	AR8	M B DQS0	>>M_B_DQS0	19,20
SB_DQ57	AP8	M B DQ57	>>M_B_DQ57	19,20
SB_DQ56	AN6	M B DQ56	>>M_B_DQ56	19,20
SB_DQ55	AM6	M B DQ55	>>M_B_DQ55	19,20
SB_DQ54	AH6	M B DQ54	>>M_B_DQ54	19,20
SB_DQ53	AJ5	M B DQ53	>>M_B_DQ53	19,20
SB_DQ52	AF4	M B DQ52	>>M_B_DQ52	19,20
SB_DQ51	AE5	M B DQ51	>>M_B_DQ51	19,20
SB_DQ50	AE5	M B DQ50	>>M_B_DQ50	19,20










For DMI bus split power plane












CHANNEL A DIMM 0




Place these Caps near So-Dimm0.




CHANNEL A DIMM 1



FOX H:5.2 white
PCB Placement




Quanta Computer Inc.
PROJECT : ZN9

[illegible]

The top diagram shows a power supply section with capacitors C172 through C198. The bottom diagram shows a signal path section with capacitors C258 through C285, with C288, C276, and C285 circled and labeled "maybe can save".



SPD SA0	0
SPD SA1	1



SUYIN H:5.2 RVS Black
PCB Placement





CHANNEL B DIMM 3




SUYIN H:9.2 RVS Black

PCB Placement




IBEX PEAK-M (DMI, FDI, GPIO)





For platform not supporting Intel AMT MEFWROK can be connected to PWR0K.

SYS_PWR0K it can be connected to the same source as PWR0K on PCH




Not support Intel LAN, LAN_RST# should be pulled down to GND via a 8.2 kΩ - 10 kΩ resistor.


PCH Pull-high/low




DRAMPWROK



System PWR_OK



IBEX PEAK-M (LVDS, DDI)



Digital Display Interface

CRT

ibexPeak-M_R1P0

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)

DAC_IREF

IBEX PEAK-M (LVDS, DDI)



DAC_IREF

Quanta Computer Inc.
PROJECT : ZN9


Size: Document Number
PCH (DMI/FDI/VIDEO)

Date: Monday, March 29, 2010 Sheet 21 of 51

RTC Circuitry




HDA Bus



Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.


PCH SPI





IBEX PEAK-M (HDA, JTAG, SATA)

Intruder Detect: This signal can be set to disable system if box detected open.

HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVIR=>+1.8V (default)
external pull-up
VCCVIR=>+1.5V









PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	ZN7 note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)													
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC 												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] 
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V 												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V 												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	+3V0 												
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0 												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_SS 												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality 1 = TLS Confidentiality	+3V_SS 												

<http://hobi-elektronika.net>

IBEX PEAK-M (PCI,USB,NVRAM)

IBEX PEAK-M (PCI-E, SMBUS, CLK)



			Size		Document Number		Rev	
					PCH (PCIe/USB/CLK/NV)		F	
Date: Monday, March 29, 2010			Sheet		23		of 51	

Quanta Computer Inc.

PROJECT : ZN9


Size: Document Number: PCH (PCIe/USB/CLK/NV) Rev F

Date: Monday, March 29, 2010 Sheet 23 of 51


IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)



GPU RST#




GPIO Pull-up/Pull-down




8/5:Default Pull High

SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------





Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable

IBEX PEAK-M (POWER)



IBEX PEAK-M (GND)





Quanta Computer Inc.


PROJECT : ZN9

Size	Document Number	Rev
	PCH (GND)	F
Date:	Monday, March 29, 2010	Sheet 26 of 51

<http://hobi-elektronika.net>



Normal Close



02/05 Change CN39/CN40 P/N from DFTJ07FR017 to DFTJ07FR033


Thermal Cure



02/01 stuff the AD7,AD8,AD9,AD10 for ESD TEST




Che







AC97 ALDIC SCHEMATIC AC97 ALDIC SCHEMATIC
(AFTER PLUG IN) (BEFORE PLUG IN)

AUDIO AMPLIFIER

12/22 Add AR70/AR71 near the CODEC by ADI demanded



02/05 Change CON6 from 4PIN to 5PIN (DFHD05MS041)
Change CON7 from 5PIN to 4PIN (DFHD04MR103)





1/28 ME change from 4 to 5pin.
2/5 Change CON6 footprint from 50273-0050n-001-5p-r
to 50273-0050n-001-5p-L




Quanta Computer Inc.
PROJECT : ZN9

Size	Document Number	Rev
	AMP (SSM2306)	F
Date:	Monday, March 29, 2010	Sheet 29 of 51


6 IN 1 CARD READER



As close as possible to
CN28 Pin38




HPspec: It illuminates when a card is inserted into the connector and flashes with read/write activity.





Share Pin

Share Pin	XD	MS	SD
SP1	XDR/B#	MS_CLK	SD_WP
SP2	XD_RE#	MS_INS#	
SP3	XD_CE#		SD_D1
SP4	XD_CLE	MS_D7	SD_D0
SP5	XD_ALE	MS_D3	SD_D7
SP6	XD_WE#		SD_CD#
SP7	XD_WP	MS_D6	SD_D6
SP8	XD_D0	MS_D2	SD_CLK
SP9	XD_D1	MS_D0	SD_D5
SP10	XD_D2		SD_CMD
SP11	XD_D3	MS_D4	SD_D4
SP12	XD_D4	MS_D1	SD_D3
SP13	XD_D5	MS_D5	SD_D2
SP14	XD_D6	MS_B8	




SATA HDD CONNECTOR



SATA ODD CONNECTOR

USB connector same as ZN6



Wireless + BT and Port 80 Debug

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Footprint: MIPCI-800055FB052GX-52P-LDV-NB4







check 是否要串CAP: CLK_LPC_DEBUG

23 PCIE_TXP1
23 PCIE_TXN1
23 PCIE_RXP1
23 PCIE_RXN1

23 CLK_PCH_SRC3P
23 CLK_PCH_SRC3N
23 PCIECLKRQ3P
23 PCIECLKRQ3N

PCIE_WAKE# R

H=9.0



02/05 Change CN26/CN27 P/N to DFHD52MS035

TV

350mA, 20mil

TV use +3V






check 是否要串CAP

23 PCIE_TXP2
23 PCIE_TXN2
23 PCIE_RXP2
23 PCIE_RXN2


23 CLK_LPC_DEBUG
23 CLK_PCH_SRC1P
23 CLK_PCH_SRC1N
23,40 PCIECLKRQ1P
23,40 PCIECLKRQ1N

PCIE_WAKE# R


H=9.0




Side USB




BLUETOOTH CONNECTOR



WEB CAM MODULE




For dongle




MULTI-TOUCH

HP spec:USB header for touch controller must be able to support 3.0 A.



UMA DP CONN for scalar Board




01/13 Change the Netname from "8028_RST" to "PLTRST#"


01/27 Change the Scalar Board CON5 P.6 from 12V to 3V

02/05 Change the CON4(DP CONN) from right angle type to vertical type (DFHD30MS760)

02/05 Change the CON4(DP CONN) P1,P3,P5 connector +5V power rail for fix scalar power sequence



LVDS+DP CONN for UMA




DP I/P and ctrl signal from MB

02/05 Change CON3 P/N to DFWF50MR004



EEPROM IIC Selection

PANEL EDID DATA

02/02 un-stuff the R683 and Stuff the R684




02/02 un-stuff the R631 and Stuff the R685

[illegible]


	Scalar_BL_EN	INT_LVDS_BLON	MXM_LVDS_BLON
Clarkdale - UMA LVDS	0V	3.336V	0V
Clarkdale+MXM -MXM LVDS	0V	0V	3.29V
Lynnfield+MXM - MXM LVDS	0V	0V	3.289V
Clarkdale+MXM + Scalar - Scalar LVDS	3.183V	0V	0V
Lynnfield +MXM + Scalar - Scalar LVDS output	3.177V	0V	0V

PWM CONTROL

Add on scalar control signal for Cayman ver.
02/05 un-stuff the R360,R361,R632




CRT for Debug



Quanta Computer Inc.

PROJECT : ZN9


Size	Document Number	Rev
	CRT	F
Date:	Monday, March 29, 2010	Sheet 36 of 51




Cancel Braidwood function

		Quanta Computer Inc.	
		PROJECT : ZN9	
Size	Document Number		Rev
	BRAIDWOOD		F
Date:	Monday, March 29, 2010		Sheet 38 of 51


02/01 ADD ESD protection diodes in IO/B signal pin(CONN3 P.1/P.3/P.5/P.7/P.9)




PWRBTN# must pull up to PCU power well




02/03 delete the R607/R608/R609/SW1/SW2/SW3
Add ESD*3 and CN?
Volume Control function change to Daughter/B



20 pin I/O Connector




CPU XDP Connector




CAD NOTE:
PLACE TDO TERMINATION NEAR XDP CONNECTOR
PLACE TCK/TDI/TMS END TERMINATION NEAR CPU


PCH XDP Connector



1/12 remove the XDP_FN13 off-page connection




For EMI





A single green-colored (565 $\pm$ 5 nm) LED should be provided as part of the internal power supply. It illuminates when the power supply has AC power available and output power is good (even when system is off).


1/12 un-stuff PD9 for power request



CPU AXG



DDR3 1.5V(TPS51116)



MAX: 18A
OCP: 21.29A


要再check一下


$$\begin{aligned} \text{del_IL} &= (19\text{V} - 1.5\text{V}) * 1.5\text{V} / (0.88\mu\text{s} * 400\text{K} * 19\text{V}) = 3.92\text{A} \\ (10\mu\text{A} * \text{PR26} / \text{Rdson}) + \text{del_IL} / 2 &= \text{Iocp} \\ (10\mu\text{A} * 4.1\text{K} / 2.15\text{m}) + \text{del_IL} / 2 &= 21.029\text{A} \end{aligned}$$

 Quanta Computer Inc.		
PROJECT : ZN9		
Size	Document Number	Rev
	DDR3 1.5V(TPS51116)	F
Date:	Monday, March 29, 2010	Sheet 45 of 51


+1.1V_VTT

02/02 change the PC222,PC223 Value from 100U to 47U








3VPCU & 5VPCU
+3V_S5 & +5V_S5
+3V & +5V



<http://hobi-elektronika.net>





File	<Title>		
Size	Document Number	Rev	
C	<Doc>	F	
Date:	Monday, March 29, 2010	Sheet	50 of 51

		Change list	
EVT1.5		1.Remove three output 0 ohm resistor --- R2144,R2145,R2147 (p.43) 2.RXI signal change pull high to +1.1V_VTT (p.43) 3.Remove PC11 (p.43) 4.RX121 value change to 10k ohm (p.43) 5.1.37 and 19 SWN High/Low side MOSFET chips to NDS1688 --- PG4,RQ15,RQ16,RQ17 (p.45) 6.RC149 (p.45) 7.Add one C5K (p.45) 8.RS211 value change to 10k ohm (p.45) 9.RS211 value change to 10k ohm (p.45) 10.Change OMRs R14 ----> R15H ----> TCU14ANL148 Routingside OMRs MC08E1-10A5 Pct ----> P15H ----> CU-1800000 Routingside optoisolator pins R121,R15A,R15B,R15C ----> R15H ----> JCNV4170M000 Routingsidechuck-williams-vision-pj 11.CSR change to IC J46H 12.AAD RS211,RX14 pin 1,3V and GND power 13.RX141,RX151,RX161,RX171 change RX14 footprint 14.RX141,RX151,RX161,RX171,RX181,RX191 change 1204 footprint 15.RS211 value change to 4.0k ohm (p.45) 16.JWNC01 Case open function ----- DEL R251,R254,R254,Q10,Q45,C81,Q23 17.DSD xNet signal pull high --- R144 18.Q17 change to MGT0104 19.HSP speed control: change to PWM type 20.Change I/O board design: (a) All pin board to board connector change to 40-pin pin wire to board connector ----- DEL COM2, ADD COM2,COM3 30 SWN_CSW + ADD SWN_CSW+CSW 21.CSR change to wire to connector 22.LRC Signal change connect to wireless multiPCie card 23.CRM change to vertical type 24.DSD change to vertical type 25.DSL SPI R210 debug connector --- DSD3 26.DSL C114,C118 27.ADD 0-beamer function 28. Add IO pin Function for Adaptor circuitry	
EVT2.0		1. DEL Backboard Function 2. Similar Board connector change to 5pin and add I2C /UART and 1.2V power 3. Vcore power inductor chang PWM to DC-DCSMO60 4. Add SMD204 for Panel R210 5. Add new 5 pin connector for SW logic input module 6. Reduce under IC change to NDS1688D10 7. Headphone AMP IC change to TRN110A3 8. Speaker AMP IC change to SPM3104D5 9. SA/UH_SAMP_0 ohm resistor scrapped by default 10. IM_PJWC pull up 1.1 ohm to VTT	
	E01	1.NASU change to 1.3K ohm for fix red reader can't with lensse 2.DSD data bit swapping for DSD trace routing assembly 3.Change rear I/O connector guideline and move USB connector close to PCB 4.Add fan for HSD power 5.Modify Smart ID circuit 6.D-MC2 and Webcam separate into two connector (the Cam: 6 pin , D-MC2: 4 pin)	
EVT2.5	E02	1.Change side I/O USB connector for mechanical drawing design 2.Change SATA pin define 3.Add 12V/1V switch circuit for panel power (optional and optional)	

[illegible]

Confidential

 Quanta Computer Inc(QCI). 211, Wen Hua 2nd Rd., Kwei Shan, Tao Yuan 33377, Taiwan Tel. +886-3-327-2349	
Title	Timing Diagram
Size D	Document Number ELS
Date: Monday, March 29, 2010	Sheet 51 of 51