




M3 System Block Diagram




CLK_GEN_SLG8SP628



ICS9LPRS480 P/N : ALPRS480000
SLG8SP628 P/N : AL8SP628000
RTM880N-796 P/N : AL000880000

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.
Place within 0.5" of CLKGEN



To CPU 200 Mhz

To NB RS880M for VGA

To NB 100 Mhz

To SB

To LAN Controller

To Mini PCIE Slot(TV)

To Mini PCIE Slot(WLAN)

To 6 in 1 Controller

To USB 3.0

To NB HT BUS 100 Mhz

To SB USB 48 Mhz

To NB




CLOCK INPUT TABLE

CLOCKS	RS780
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF


CLOCKS	RS780
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF

* default

CPU HyperTransport and Debug




HDT Header




CPU Memory


DDR3 Memory Interface A




DDR3 Memory Interface B






MEM CHA




MEM CHB




CPU Control and Miscellaneous



Processor Power and Ground



Bottom Side Decoupling



PART 1 OF 6

HYPER TRANSPORT CPU I/F

HT_CADOUTP0	Y25	HT_RXCAD0P	D24	HT_CADINP0
HT_CADOUTN0	Y24	HT_RXCAD0N	D25	HT_CADINN0
HT_CADOUTP1	V22	HT_RXCAD1P	E24	HT_CADINP1
HT_CADOUTN1	V23	HT_RXCAD1N	E25	HT_CADINN1
HT_CADOUTP2	V25	HT_RXCAD2P	F24	HT_CADINP2
HT_CADOUTN2	V24	HT_RXCAD2N	F25	HT_CADINN2
HT_CADOUTP3	U24	HT_RXCAD3P	F23	HT_CADINP3
HT_CADOUTN3	U25	HT_RXCAD3N	F22	HT_CADINN3
HT_CADOUTP4	T25	HT_RXCAD4P	H23	HT_CADINP4
HT_CADOUTN4	T24	HT_RXCAD4N	H22	HT_CADINN4
HT_CADOUTP5	P22	HT_RXCAD5P	J25	HT_CADINP5
HT_CADOUTN5	P23	HT_RXCAD5N	J24	HT_CADINN5
HT_CADOUTP6	P25	HT_RXCAD6P	K24	HT_CADINP6
HT_CADOUTN6	P24	HT_RXCAD6N	K25	HT_CADINN6
HT_CADOUTP7	N24	HT_RXCAD7P	K23	HT_CADINP7
HT_CADOUTN7	N25	HT_RXCAD7N	K22	HT_CADINN7
HT_CADOUTP8	AC24	HT_RXCAD8P	F21	HT_CADINP8
HT_CADOUTN8	AC25	HT_RXCAD8N	G21	HT_CADINN8
HT_CADOUTP9	AB25	HT_RXCAD9P	G20	HT_CADINN9
HT_CADOUTN9	AB24	HT_RXCAD9N	H21	HT_CADINN9
HT_CADOUTP10	AA24	HT_RXCAD10P	J20	HT_CADINP10
HT_CADOUTN10	AA25	HT_RXCAD10N	J21	HT_CADINN10
HT_CADOUTP11	Y22	HT_RXCAD11P	J18	HT_CADINP11
HT_CADOUTN11	Y23	HT_RXCAD11N	K17	HT_CADINN11
HT_CADOUTP12	W21	HT_RXCAD12P	L19	HT_CADINP12
HT_CADOUTN12	W20	HT_RXCAD12N	J19	HT_CADINN12
HT_CADOUTP13	V21	HT_RXCAD13P	M19	HT_CADINP13
HT_CADOUTN13	V20	HT_RXCAD13N	L18	HT_CADINN13
HT_CADOUTP14	U20	HT_RXCAD14P	M21	HT_CADINP14
HT_CADOUTN14	U21	HT_RXCAD14N	P21	HT_CADINN14
HT_CADOUTP15	U19	HT_RXCAD15P	P18	HT_CADINP15
HT_CADOUTN15	U18	HT_RXCAD15N	M18	HT_CADINN15
HT_CLKOUTP0	T22	HT_RXCLK0P	H24	HT_CLKINP0
HT_CLKOUTN0	T23	HT_RXCLK0N	H25	HT_CLKINN0
HT_CLKOUTP1	AB23	HT_RXCLK1P	L21	HT_CLKINP1
HT_CLKOUTN1	AA22	HT_RXCLK1N	L20	HT_CLKINN1
HT_CTLOUTP0	M22	HT_RXCTL0P	M24	HT_CTLINP0
HT_CTLOUTN0	M23	HT_RXCTL0N	M25	HT_CTLINN0
HT_CTLOUTP1	R21	HT_RXCTL1P	P19	HT_CTLINP1
HT_CTLOUTN1	R20	HT_RXCTL1N	P18	HT_CTLINN1
HT_RXCALP	C23	HT_TXCALP	B24	HT_TXCALP
HT_RXCALN	A24	HT_TXCALN	B25	HT_TXCALN

RS880M

HT_CADOUTP[15..0]	HT_CADOUTP[15..0]	3
HT_CADOUTN[15..0]	HT_CADOUTN[15..0]	3
HT_CLKOUTP[1..0]	HT_CLKOUTP[1..0]	3
HT_CLKOUTN[1..0]	HT_CLKOUTN[1..0]	3
HT_CTLOUTP[1..0]	HT_CTLOUTP[1..0]	3
HT_CTLOUTN[1..0]	HT_CTLOUTN[1..0]	3
HT_CADINP[15..0]	HT_CADINP[15..0]	3
HT_CADINN[15..0]	HT_CADINN[15..0]	3
HT_CLKINP[1..0]	HT_CLKINP[1..0]	3
HT_CLKINN[1..0]	HT_CLKINN[1..0]	3
HT_CTLINP[1..0]	HT_CTLINP[1..0]	3
HT_CTLINN[1..0]	HT_CTLINN[1..0]	3


signals	RS880M
HT_TXCALP	R430 301 ohm 1%
HT_TXCALN	
HT_RXCALP	R434 301 ohm 1%
HT_RXCALN	




Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	RS880M-HT Link I/F	1A
Date:	Monday, March 22, 2010	Sheet 7 of 40




Enables Debug Bus access through memory I/O pads and GPIO.
0 : Enable RS880M , Default
1 : Disable RS880M
(RX881 use DAC_VSYNC)




Indicates if memory Side port is available or not
0: Reserved
1: Required setting. Select with a pull-up resistor on the strap
(RX881 use DAC_HSYNC)



For All version








DDR3 based CPU : Level shifted to 1.8 V on the Northbridge side using an open-drain buffer and pulled up to 1.8V_S0 through a 2.2k Ohm 5% resistor on the Northbridge side.



ALLOW_LDTSTOP	OC
LDT_STOP#	3.3V Input

* Although defined as 3.3V I/Os, a 1.8V signaling level is supported on LDT_STOP#/ALLOW_LDTSTOP given that Vih is 1.4V. 3.3V to 1.8V level translation is not required.

140ohm CS11402FB19



PART 3 OF 6



CRT/TVOUT

LVTM

PM

CLOCKS

MIS.




RS880M DEBUG PIN MAPPING

DEBUG_OUT0	LVDS_DIGON
DEBUG_OUT1	LVDS_ENA_BL
DEBUG_OUT2	LVDS_BLOD
DEBUG_OUT3	TMD5_HPD
DEBUG_OUT4	AUX1N
DEBUG_OUT5	AUX1P
DEBUG_OUT6	HPD
DEBUG_OUT7	AUX_CAL

Quanta Computer Inc.
PROJECT : ZN8

Size	Document Number	Rev
	RS880M-System I/F	1A
Date:	Monday, March 22, 2010	Sheet 9 of 40



STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.

RS880M	
1 Disable	
0 Enable	

DFT_GPIO1: LOAD_EEPROM_STRAPS


Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS880M: Enables Side port memory

RS880M:HSYNC#

Selects if Memory SIDE PORT is available or not
1 = Memory Side port Not available
0 = Memory Side port available
Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]



Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	RS880M-Spmem/Straps	1A
Date:	Monday, March 22, 2010	Sheet 10 of 40




SATA PORT 0,1,2,3
can support AHCI
mode

SATA1

SATA ODD



Signal Name	Explanation
SATA_CALRP	SB800 A11: 800-? 1% resistor to GND. P/N:CS18062FB00(806 Ohm) SB800 A12: TBD-? 1% resistor to GND. (1K ohm)
SATA_CALRN	SB800 A11: 931-? 1% resistor to VDDAN_11_SATA. SB800 A12: TBD-? 1% resistor to VDDAN_11_SATA.




SB800 Part 2 of 5

FLASH



SERIAL ATA

HW MONITOR

SPI ROM




IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY




	ID4	ID3	ID2	ID1	ID0
0				UMA	14"
1				Discrete	15"



Quanta Computer Inc.
PROJECT : ZN8





```
internal have
pull Hi 10K
```


SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]




5,29,35,36,39




NB_PWRGD_IN:
RS880/RX881 = 1.8V;
Do NOT share it with SB_PWRGD when use Internal Clk Gen (Need SB PLL initialize firstly)




CHANNEL A DIMM 0



Place these Caps near So-Dimm0.



FOX H:9.2 white
PCB Placement





SPD SA0	0
SPD SA1	0


AM



CHANNEL A DIMM 1




SPD SA0	1
SPD SA1	0





FOX H:5.2 white
PCB Placement


AM3



CHANNEL B DIMM 1



Place these Caps near So-Dimm0.



SUYIN H:9.2 RVS Black

PCB Placement

AM3

SPD SA0	1
SPD SA1	1

VCC3 R95 0.5% 1/16W 0402 SA0 B 1
R94 0.5% 1/16W 0402 SA1 B 1










Quanta Computer Inc.


PROJECT : ZN8

Size Document Number
DDR3 CHB DIMM1

Date: Monday, March 22, 2010 Sheet 20 of 40 Rev 1A

6/25 Change CN22 pin define and footprint at C test.








Share Pin

Share Pin	XD	MS	SD
SP1	XDR/B#	MS_CLK	SD_WP
SP2	XD_RE#	MS_INS#	
SP3	XD_CE#		SD_D1
SP4	XD_CLE	MS_D7	SD_D0
SP5	XD_ALE	MS_D3	SD_D7
SP6	XD_WE#		SD_CD#
SP7	XD_WP	MS_D6	SD_D6
SP8	XD_D0	MS_D2	SD_CLK
SP9	XD_D1	MS_D0	SD_D5
SP10	XD_D2		SD_CMD
SP11	XD_D3	MS_D4	SD_D4
SP12	XD_D4	MS_D1	SD_D3
SP13	XD_D5	MS_D5	SD_D2
SP14	XD_D6	MS_BS	






LED17-21VGC-TR8
LED12-21SVGC-TR8
10KJ_4

HPepec: It illuminates when a card is inserted into the connector and flashes with read/write activity.




1st 2.5"/3/5" SATA HDD

From PCH SATA





SATA CD-ROM

To SATA-HDD conn



SATA ODD CONNECTOR



USB connector same as ZN6



Wireless + BT




+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

Footprint: MIPCI-800055F8052GX-52P-LDV-NB4





TV and Port 80 Debug


350mA, 20mil
TV use VCC3




Side USB




BLUETOOTH CONNECTOR



WEB CAM MODULE




For dongle





MULTI-TOUCH


HP spec:USB header for touch controller must be able to support 3.0 A.




UMA DP CONN for scalar Board






LVDS+DP CONN for UMA




EEPROM IIC Selection PANEL EDID DATA





















Option 2
 a. 5V panel --- remove Q41, C675, R438, R441, D26
 b. 12V panel --- remove Q41, R442, D26
 Option 4
 remove R441, R442

PANEL VCC CONTROL




CRT for Debug



Quanta Computer Inc.


PROJECT : ZN8

Size	Document Number	Rev
	CRT	1A
Date:	Monday, March 22, 2010	Sheet 28 of 40


[illegible]

Layout Note:
32.768kHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.














Eject Button
IR / PWRBTN / PWRLED







The aqua-white (470 +/- 5 nm) color is used to indicate the system is powered on and in the S0 state. The amber (590 +/- 5 nm) color is used to indicate the system is in one of the standby states (S3, S4, S5).

PWRBTN# must pull up to PCU power well












DC/DC +3V ALW/+5V ALW/+5V ALW2 /+15V ALW



```
del I=(19-5)*5/(3.8u*400K*19)=2.423
Iocp=6.5-2.423/2=5.28
Vth=5.28*18mohm=95.04mV
R(Ilim)=95.04*10mV/5uA=190kOhm
```



ZN8_POWER-3V/5V





Quanta Computer Inc.






PROJECT : ZN8

Size	Document Number	Rev
	NBCORE_1.1V(uP6111)	1A
Date:	Monday, March 22, 2010	Sheet 35 of 43

VCC1.1V, 1.2VDDR, VCC1.8V,VDDA,1.1V_S5



**APL5930 Pin 9 connect to VIN
 **APL5920 Pin 9 connect to GND
 R2 (VFB-GND) Range=1K~24K ohm





Quanta Computer Inc.
 PROJECT : ZN8

Size: Document Number: VCC1.1,VDD1.8,2.5V(LDO)
 Date: Monday, March 22, 2010 Sheet: 36 of 43




NCP5393B AMD AM3 POWER CKT





Quanta Computer Inc. PROJECT : ZN8				
Size	Document Number AMP (SSM2306)			Rev 1A
Date:	Monday, March 22, 2010	Sheet	42	of 43



2W X 4

R-1 : CLK source change to CLK_0M from 0M
R-2 : Change register for GPIO type
R-3 : Remove register for CLK_0M source
R-4 : Linking for GPIO read
R-5 : For LMS and USB-0 PCIe signal
R-6 : For BCLK writing control
R-7 : Change CLK source from 0M to CLK_0M
R-8 : Separate system 0M power from 0VDDC
R-9 : Mount 0M and 0M for 0M control
R-10 : Change 0M string setting
R-11 : Connect 0M setting
R-12 : Linking for GPIO read
R-13 : Connect 0M power rail and net name
R-14 : Connect 0M power rail
R-15 : Change 0M clocksource type
R-16 : Change 0M connector type
R-17 : Change mini PCIe controller from 0M to 0M
R-18 : Change mini PCIe controller from 0M to 0M
R-19 : Add separator for name filtration
R-20 : Separate 0M01 and power-control
R-21 : Modify power rail name signal
R-22 : Modify power rail 0M01 read / write function
R-23 : Modify display port 0M01 channel connection
R-24 : Add power rail 0M01 switch function
R-25 : Connect 0M power rail net name
R-26 : Add power rail 0M01 power selection
R-27 : Link 0M01 12V to 0M for 0M01 control
R-28 : 0M01 12V for 0M01 control
R-29 : CPU 0M01 0M01 selection for 0M
R-30 : 0M01 12V power rail define
R-31 : Change 0M connector type
R-32 : Connect 0M01 channel power function
R-33 : Modify 0M01 circuit for 0M01
R-34 : CLK_0M01 0M / CLK_0M01 0M link to CLK_0M 0M01_CLK_0 / 0M01_CLK_0
R-35 : Change 0M01 12V to 0M01 0M from 4.7V
R-36 : De-pkg 0M01 0M
R-37 : Fix 0M01 net name issue
R-38 : Fix 0M01 double issue
R-39 : Change 0M01 0M from port 0 to port C
R-40 : Fix 0M01 net name
R-41:Change USB power to 0VDDC
R-42: Change 0VDDC lane to fix LAN issue
R-43: Modified Serial power circuit
R-44: Change 0M01 0M01 from 0M01 to 0M01
R-45: Change 0M01 0M01 0M01 pin definition
R-46: Remove 0M01 0M01 0M01 pin 0M01
R-47: Connect 0M01 0M01 to 0M01 0M01 for 0M01
R-48: Remove 0M01 0M01 0M01 circuit
R-49: Change 0M01 0M01 from 0M01 to 0M01
R-50: De-pkg 0M01 0M01
R-51: Add CLK_0M01 0M01 0M01 circuit
R-52: Remove 0M01 0M01 0M01
R-53: Change 0M01 0M01 power to 0VDDC
R-54: Change 0M01 0M01 power
R-55: Change 0M01 0M01 power
R-56: De-pkg 0M01 0M01 0M01 0M01
R-57: De-pkg 0M01 0M01 0M01 0M01
R-58: De-pkg 0M01 0M01 0M01 0M01
R-59: De-pkg 0M01 0M01 0M01 0M01
R-60: De-pkg 0M01 0M01 0M01 0M01
R-61: De-pkg 0M01 0M01 0M01 0M01
R-62: De-pkg 0M01 0M01 0M01 0M01
R-63: De-pkg 0M01 0M01 0M01 0M01
R-64: De-pkg 0M01 0M01 0M01 0M01
R-65: De-pkg 0M01 0M01 0M01 0M01
R-66: De-pkg 0M01 0M01 0M01 0M01
R-67: De-pkg 0M01 0M01 0M01 0M01
R-68: De-pkg 0M01 0M01 0M01 0M01
R-69: De-pkg 0M01 0M01 0M01 0M01
R-70: De-pkg 0M01 0M01 0M01 0M01
R-71: De-pkg 0M01 0M01 0M01 0M01
R-72: De-pkg 0M01 0M01 0M01 0M01
R-73: De-pkg 0M01 0M01 0M01 0M01
R-74: De-pkg 0M01 0M01 0M01 0M01
R-75: De-pkg 0M01 0M01 0M01 0M01
R-76: De-pkg 0M01 0M01 0M01 0M01
R-77: De-pkg 0M01 0M01 0M01 0M01
R-78: De-pkg 0M01 0M01 0M01 0M01
R-79: De-pkg 0M01 0M01 0M01 0M01
R-80: De-pkg 0M01 0M01 0M01 0M01
R-81: De-pkg 0M01 0M01 0M01 0M01
R-82: De-pkg 0M01 0M01 0M01 0M01
R-83: De-pkg 0M01 0M01 0M01 0M01
R-84: De-pkg 0M01 0M01 0M01 0M01
R-85: De-pkg 0M01 0M01 0M01 0M01
R-86: De-pkg 0M01 0M01 0M01 0M01
R-87: De-pkg 0M01 0M01 0M01 0M01
R-88: De-pkg 0M01 0M01 0M01 0M01
R-89: De-pkg 0M01 0M01 0M01 0M01
R-90: De-pkg 0M01 0M01 0M01 0M01
R-91: De-pkg 0M01 0M01 0M01 0M01
R-92: De-pkg 0M01 0M01 0M01 0M01
R-93: De-pkg 0M01 0M01 0M01 0M01
R-94: De-pkg 0M01 0M01 0M01 0M01
R-95: De-pkg 0M01 0M01 0M01 0M01
R-96: De-pkg 0M01 0M01 0M01 0M01
R-97: De-pkg 0M01 0M01 0M01 0M01
R-98: De-pkg 0M01 0M01 0M01 0M01
R-99: De-pkg 0M01 0M01 0M01 0M01
R-100: De-pkg 0M01 0M01 0M01 0M01

PAGE 32

1.del DCIN1 , PR176 , PR175 , PR173 , PR24 , PQ4 , PQ2 , PR32 , PR24 , PR49 , PD1 , PC41 , PR33 , PR164 , CH1 , PR13 , PQ41 , PQ3 , PR55 , PR56 , PC45 , PR54 , PR45 , PR57 , PC4 , PC2
2 - ADD PR206/10kohm , PC188/5.1uF , PQ57/0M01/304 , PR207/49.9kohm , PR17/10kohm , PU14A/LM138 , PR166/22ohm , PD9/PR23.1B , PR208/10kohm
3 - change PR29 FROM 64.9k ohm TO 13kohm

PAGE 35

1 - change PR172 FROM 1k ohm TO 0 ohm
2 - ADD PR17/10kohm , PC51/560uF/2.5V

PAGE 36

1 - change PIN VEN FROM CPU_VDDIO_P0M01 TO W0M01

PAGE 37

1 - change VCC1.5V TO VCC1.5
2 - add pq65, pr226, pc197, pc196 for 3v3us

PAGE 39

1 - change PU10 PWRGOOD FROM CPU_CORE TO VCC1
2 - add moatet in VCC0M
3 - add pr228, pr230, pr238, pr257, pq67, p166 for pwrgood