



ZH6 Block Diagram



ZH6 Power On Sequence



*Note: EC will sampling SUSB# & SUSC# every 5ms.

AMD SB710 SMBUS Table

	CLK GEN	RAM	Mini Card (WLAN)
SB710 SDATA0/SCLK0 (+3V)	V	V	V
SB710 SDATA1/SCLK1 (+3V_S5)			
Power Plane	+3V	+3V	+3V
MOS CKT	Reserve	Reserve	Reserve


BOM naming rule

Items	Function	Name	Description
1	3G Module	3G@	
2	HDT debug function	HDT@	
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			


EC SMBUS Table

	Battery	CPU thermal Sensor	EC EEPROM
EC775 SDATA1/SCLK1 (+3VPCU)	V		
EC775 SDATA2/SCLK2 (+3VPCU)		V	
EC775 SDATA3/SCLK3 (+3VPCU)			V
EC775 SDATA4/SCLK4 (+3VPCU)			
Power Plane	+3VPCU	+3V	+3VPCU
MOS CKT	X	X	X

Clock Generator(CLK)




CLOCKS name	UMA	DISCRETE	Clock pin function
NBGF_X_CLKP NBGF_X_CLKN	RP49 STUFF	RP49 STUFF	to NB for VGA reference clock
EXT_GFX_CLKP EXT_GFX_CLKN	RP48 NC	RP48 STUFF	to M86-M external reference clock
NBGP_X_CLKP NBGP_X_CLKN	RP43 NC	RP43 NC	to NB for RX780 for PCIe2 interface reference clock only RS780 is internal share with AC-LINK clock, RS780 not need
SBLINK_CLKP SBLINK_CLKN	RP51 STUFF	RP51 STUFF	to NB for AC-LINK reference clock



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock





<http://hobi-elektronika.net>

CLK48MUSB

C249
*10P/50V_4

RX780	RS780
1.8V	1.1V
Ra	82.5R
Rb	130R
	90.9R


RES CHIP 130 1/16W +1%(0402)L-F -->CS11302FB15
RES CHIP 158 1/16W +1%(0402) -->CS11582FB00
RES CHIP 90.9 1/16W +1%(0402) -->CS09092FB15
RES CHIP 82.5 1/16W +1%(0402) -->CS08252FB11



Power name	Description	Voltage
VLDT_A/B	HyperTransport I/O ring power supply	1.2V

(CPU)

Processor DDR2 Memory Interface



Power name	Description	Voltage
VTT	VTT Power	0.9V




http://hobi-elektronika.net






Quanta Computer Inc.
PROJECT : ZH6
TURION 64 DDRII I/F

Size	Document Number	Rev
Date:	Monday, August 24, 2009	1A
Sheet	5	of 33


PROCESSOR POWER AND GROUND(CPU)

Athlon 64 S1
Processor Socket

BOTTOMSIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMs



Power name	Description	Voltage
VDD	Core power supply	1.05V
VDDIO	DDR SDRAM I/O ring power supply	1.8V


<http://hobi-elektronika.net>

**Quanta Computer Inc.**


PROJECT : ZH6

TURION 64 PWR & GND

Rev	1A
-----	----



RS780(CLG)





signals	RS780	RX780
HT_TXCALP	R2364 301 ohm 1%	R2364 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R2365 301 ohm 1%	R2365 1.21k ohm 1%
HT_RXCALN		

RS780(CLG)

SIDE-PORT Reserved
This block is for UMA RS780 only , RX780 NC


SPM(CLG)







Quanta Computer Inc.
PROJECT : ZH6

Size	Document Number	Rev
	RS780MN-HT LINK I/F 1/4	1A
Date:	Monday, August 24, 2009	Sheet 9 of 33



RS780(CLG)

RX780: Powered from the 1.8-V rail and driven by SB600 LDT_RST#, or SB700 LDT_RST# or A_RST#.
RS780: Powered from the 3.3-V rail and driven by SB600 LDT_RST#, or SB700 LDT_RST# or A_RST#.



Enables Debug Bus access through memory T/O pads and GPIO.
0: Enable RS780, Default
1: Disable RS780
(RS780 use VSYNC#)


VS_{SYNC} R97 3K 4 +3V

Indicates if memory Side port is available or not
0: available RS780, Default
1: Not available RS780
(RS780 use HSYNC#)

HS_{SYNC} R99 3K 4 +3V

For external EEPROM Debug only

STRP_{DATA} R95 10K/F 4 +3V




<http://hobi-elektronika.net>

[illegible]



RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDLTP18	NC	+1.8V
IOPLLVD18	NC	+1.8V	VDDLTP33	NC	NC



RS710(CLG)

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO U600









Quanta Computer Inc.








PROJECT : ZH6

Size	Document Number	Rev
	SB710-PCIE/CPU/LPC 1/4	1A
Date:	Monday, August 24, 2009	Sheet 13 of 33



SB710(GLC)




To Azalia



SB710(GLC)



Board ID	SPM
00000	samsung
00001	Hynix






Quanta Computer Inc.

PROJECT : ZH6

Size	Document Number	Rev
	SB710-SATA/IDE/HWM/SPI 3/4	1A
Date:	Monday, August 24, 2009	Sheet 15 of 33




<http://hobi-elektronika.net>




OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

It must ready
refoe RSMRST#



REQUIRED STRAPS

	PCI_CLK_TPM	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE (IMC)	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE (IMC) DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT




GPIO16 GPIO17

TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

DEBUG STRAPS SB710 HAS 15K INTERNAL PU FOR PCI_AD[28:23]

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD29	PCI_AD30
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED		
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS		RESERVED	RESERVED

AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5




Quanta Computer Inc.
PROJECT : ZH6


Size Document Number
SB710-STRAPS/PWRGD
Date: Monday, August 24, 2009 Sheet 17 of 33 Rev 1A

<http://hobi-elektronika.net>


Panel Power(LDS)




Backlight(LDS)




HALL SENSOR (HSR)




LVDS Connector(LDS)





CAMERA Module (CMOS sensor)(CCD)







CRT (CRT)



MINI-CARD WLAN(MPC)






MINI-CARD 3G(MNC)



SIM CARD(RFM)


The value of the capacitor is suggest by Siemens HQ expert.
For against 900MHz RF interference. The value of capacitor is 27pF.
For against 1800MHz RF interference. The value of capacitor is 10pF.
1nF/10nF value capacitor use for against ESD purpose.



 Quanta Computer Inc. PROJECT : ZH6		Rev
Size	Document Number	1A
Mini-Card/WL3G/SIM		
Date:	Monday, August 24, 2009	Sheet 20 of 33



2.5" SATA HDD OR SSD(HDD)

Check SATA HDD in AVL for +3V




Audio, Cardreader ,Kill SW DB (AMP)


$I_{pin}=0.5A$ (ACES)




5VUSB_DB	USB PWR	2A	2A
+3V	Card reader	250mA	275mA



(USB)





Please reserve $C_{in} = 1\mu F$ (stuff), $C_{out} = 10\mu F$ (don't stuff) for Richtek RT9711BPF
Please reserve $C_{in} = 4.7\mu F$ (stuff), $C_{out} = 10\mu F$ (don't stuff) for GMT solution




Placed common mode chokes within 1.0" of the USB connectors



Display Port (DPP)




Keyboard(KBC)




LAN , USBx2 D/B CONNECTER(LAN)




T/P(TPD)



BT(BTM)



LED(UIF)



<http://hobi-elektronika.net>




Quanta Computer Inc.

PROJECT : ZH6

Size	Document Number	Rev 1A
TP/ USB/ KB / LED		
Date:	Monday, August 24, 2009	Sheet 22 of 33


(KBC)



I/O ADDRESS SETTING(KBC)

	I/O Address	
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU(KBC)



ACER ID(KBC)




SPI FLASH(KBC)



1/13 Confirm by vendor mail : **W25X80AVSSIG**
If the Southbridge enables 'Long Wait Abort' by default, the
flash device should be 50MHz (or faster)


HWPG(KBC)




INTERNAL KEYBOARD STRIP SET(KBC)




(KBC)





Thermistor(THM)




65W Yellow DFPJ05MR007








VID[5:0]	Voltage(V)	VID[5:0]	Voltage(V)
000000b	1.5500	100000b	0.7625
000001b	1.5250	100001b	0.7500
000001b	1.5000	100010b	0.7375
000010b	1.4750	100011b	0.7250
000100b	1.4500	100100b	0.7125
000101b	1.4250	100101b	0.7000
000110b	1.4000	100110b	0.6875
000111b	1.3750	100111b	0.6750
001000b	1.3500	101000b	0.6625
001001b	1.3250	101001b	0.6500
001010b	1.3000	101010b	0.6375
001011b	1.2750	101011b	0.6250
001100b	1.2500	101100b	0.6125
001101b	1.2250	101101b	0.6000
001110b	1.2000	101110b	0.5875
001111b	1.1750	101111b	0.5750
010000b	1.1500	110000b	0.5625
010001b	1.1250	110001b	0.5500
010010b	1.1000	110010b	0.5375
010011b	1.0750	110011b	0.5250
010100b	1.0500	110100b	0.5125
010101b	1.0250	110101b	0.5000
010110b	1.0000	110110b	0.4875
010111b	0.9750	110111b	0.4750
011000b	0.9500	111000b	0.4625
011001b	0.9250	111001b	0.4500
011010b	0.9000	111010b	0.4375
011011b	0.8750	111011b	0.4250
011100b	0.8500	111100b	0.4125
011101b	0.8250	111101b	0.4000
011110b	0.8000	111110b	0.3875
011111b	0.7750	111111b	0.3750







OCP: 2.45A






Quanta Computer Inc.
PROJECT : ZH6

Size	Document Number	Rev
	DDR 1.8V(RT8207A)	1A
Date:	Tuesday, August 25, 2009	Sheet 28 of 33




6/18 Add


20 MAINON_ON_G




6/15 remove +1.1V




<http://hobi-elektronika.net>



 Quanta Computer Inc. PROJECT : ZH6		Rev
		1A
Size	Document Number	Thermal protect
Date:	Tuesday, August 25, 2009	Sheet 31 of 33



EMI



Quanta Computer Inc.
PROJECT : ZH6

Size	Document Number	Rev
	HOLE /EMI	1A
Date:	Tuesday, August 25, 2009	Sheet 32 of 33

[illegible]

<http://hobi-elektronika.net>