




A03 Ver:C

Date : 6/27/2007

852GM/ ICH4

PCB P/N: DA0A03MB8C0

DIP P/N : 31A03MB0000/10/20/30

CS SMT P/N : 41A03CS0000/10/20/30

SS SMT P/N : 51A03SS0000/10/20/30

PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tso Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.



PROJECT: A03
Quanta Computer Inc.

Size A3	Document Number <Doc> Black Diagram	Rev C1A
Date: Friday, June 29, 2007	Sheet 1	of 38

Figure 17-18. Power Sequencing and Reset Signal Timings





Table 17-19. Power Sequencing and Reset Signal Timings

Sym	Parameter	Min	Max	Units	Notes	Fig
t170	VccRTC active to RTCRST# inactive	5	—	ms		17-18
t171	V5RefSus active to VccSus3_3, VccSus1_5 active	0	—	ms	1	17-18
t172	VccRTC supply active to VccSus supplies active	0	—	ms	2	17-18
t173	VccSus supplies active to LAN_RST# active, RSMRST# inactive	10	—	ms		17-18 17-20
t174	V5Ref active to Vcc3_3, Vcc1_5, VccHI active	0	—	ms	1	17-18
t175	VccSus supplies active to Vcc supplies active	0	—	ms	2	17-18
t176	Vcc supplies active to PWROK, VRMPWRGD active	10	—	ms		17-18 17-20
t177	PWROK and VRMPWRGD and SYS_RESET# inactive to SUS_STAT# inactive	32	38	RTCCLK		17-20
t178	SUS_STAT# inactive to PCIRST# inactive	1	3	RTCCLK		17-20
t179	AC_RST# active low pulse width	1		us		
t180	AC_RST# inactive to BIT_CLK startup delay	162.8		ns		

- NOTES:
- The V5Ref supply must power up before or simultaneous with its associated 3.3 V supply, and must power down simultaneous with or after the 3.3 V supply. See Section 2.20.3 for details.
 - The VccSus supplies must never be active while the VccRTC supply is inactive. Likewise, the Vcc supplies must never be active while the VccSus supplies are inactive.



JP1 : Clear CMOS.		
Function	Default setting	
1 -- 2	Protect	V
2 -- 3	Clear CMOS	

JP2 : LCD Panel Voltage		
Function	Default setting	
1 -- 2	5V	
2 -- 3	3.3V	V

S1 : LCD Panel select				LCD Panel Type
1	2	3	4	
OFF	OFF	OFF	OFF	15", 1024*768/24bit, 1-CH, Normal
OFF	OFF	ON	OFF	17/19", 1280*1024/24bit, 2-CH, Normal
OFF	ON	OFF	OFF	10.4", 800*600/18bit, 1-CH, Normal
ON	OFF	OFF	OFF	1024*768/18bit, 1-CH, Special
ON	OFF	ON	OFF	800*600/18bit, 1-CH, Special

Fintek 81218D GPIO							Fnction List
GP12	GP11	GP10					
R662	R667	R663	R666	R664	R675		
OFF	ON	OFF	ON	OFF	ON		W/ X6I Z7(64MB), SII3512E(SATA), SII164(DVI)
OFF	ON	OFF	ON	ON	OFF		W/O X6I Z7, SII3512E(SATA), SII164(DVI)
OFF	ON	ON	OFF	OFF	ON		W/ X6I Z7(32MB), SII3512E(SATA), SII164(DVI)
OFF	ON	ON	OFF	ON	OFF		W/O X6I Z7, SII3512E(SATA), SII164(DVI), WPCN383(Parallel Port)
ON	OFF	OFF	ON	OFF	ON		A05 Project feature

PROJECT: A03

Quanta Computer Inc.

Power Sequence


Size A2

Document Number <Doc>

Date: Wednesday, July 04, 2007


Sheet 2 of 38

Rev CIA




2007/06/20

R35, R37, R30, R29 change to 22 ohm



Layout note: Place crystal within 500 mils of CLK Gen.



FS_A	FS_B	CPU SPEED
0	0	100MHz
0	1	200MHz
1	0	133MHz
1	1	166MHz

PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.




PROJECT : A03

Quanta Computer Inc.


Clock Gen

6 SB_REQ_N[4..0] SB_REQ_N[4..0]
6 SB_A_N[31..3] SB_A_N[31..3]


6 SB_D_N[63..0] SB_D_N[63..0]



P1V05



2007/4/9 New Add R621.



Layout note: Zo=55 ohm, 0.5" max for GTLREF.



Layout note: Comp0,2 connect with Zo=27.4ohm, make trace length shorter than 0.5". Comp1,3 connect with Zo=55ohm, make trace length shorter than 0.5".

PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.



PROJECT: A03
Quanta Computer Inc.


Size B	Document Number <Doc>	Rev C1A
	P4 M/Celeron M CPU #1	
Date: Friday, June 29, 2007	Sheet 4 of 38	





PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tso Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.








Size A3	Document Number <Doc> P4M/Celeron M CPU #2	Rev C1A
Date: Friday, June 29, 2007	Sheet 5	of 38













PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is exclusively within the knowledge of Quanta Computer Inc. This Data is the property of Quanta Computer Inc. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer Inc., except as authorized by Quanta Computer Inc. and may not be used by or disclosed to persons neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer Inc.






PROPRIETARY NOTE
The content of the technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.





SMBUS Isolation



IDE_PDD[15:0] IDE_PDD[15:0] 28

IDE_SDD[15:0] IDE_SDD[15:0] 28

USB_OC_N45 R596 15K

THRM_N R194 2.2K


AGPBUSY_N R616 4.7K

SUS_STAT_N R615 4.7K

GPIO22 R617 4.7K

IDE_SIOR0 R198 4.7K

IDE_SIOR1 R199 4.7K




2007/4/9 Delete U13, U14, R200, C149.

PROPRIETARY NOTE
The content of the technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.

PROJECT: A03
Quanta Computer Inc.

Size A3 Document Number <Doc> SB 82801 ICH4 #2 Rev C1A
Date: Monday, July 02, 2007 Sheet 12 of 38




PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.




PROJECT : A03
Quanta Computer Inc.

Size	Document Number	Rev
B	<Doc>	C1A
SB 82801 ICH4 #3		
Date:	Friday, June 29, 2007	Sheet 13 of 38




(Power On Setting Pin)




2007/4/9 New add R623, R624, R625. R661-R668.









IrDA




2007/06/25
Delete R661, R668.



RTS_N2	RTS_N3	RTS_N1	Address	Entry Key
0	0	0	0x4e/0x4f	0x77
0	0	1	0x2e/0x2f	0x77
0	1	0	0x4e/0x4f	0xa0
0	1	1	0x2e/0x2f	0xa0
1	0	0	0x4e/0x4f	0x87
1	0	1	0x2e/0x2f	0x87
1	1	0	0x4e/0x4f	0x67
1	1	1	0x2e/0x2f	0x67




PROPRIETARY NOTE
The content of the technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.



PROJECT: A01
Quanta Computer Inc.

Size A3 Document Number <Doc> SIO F81218D, COM3/4/5/6 Rev C1A




Date: Friday, June 29, 2007 Sheet 15 of 38



PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer Inc. This Data is the property of Quanta Computer Inc. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer Inc., except as authorized by Quanta Computer Inc. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer Inc.

PROJECT: A03
Quanta Computer Inc.

Size A3	Document Number <Doc>	Rev C1A
Date: Friday, June 29, 2007	COM1, COM2	Sheet 16 of 38



2007/4/9 Delete R295, R296, R301, R302, R311, R308, R315, R318, C243, C241, C235, C236

PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tso Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.




 PROJECT: A03 Quanta Computer Inc.		Rev
		C1A
Size	Document Number	
Custom	Doc>	RING/+12V/+5V Control
Date:	Friday, June 29, 2007	Sheet 17 of 38

11.19.20.22 PCI_AD[31..0] PCI_AD[31..0]




PREQ=2
PGNT=2
ID=AD20
INT=PIRQ#D

11.19.20.22 PCI_CBE_N0
11.19.20.22 PCI_CBE_N1
11.19.20.22 PCI_CBE_N2
11.19.20.22 PCI_CBE_N3
3 LAN_CLK33
11.19.20.22 PCI_DEVSEL_N
11.19.20.22 PCI_FRAME_N
11.19.20.22 PCI_TRDY_N
11.19.20.22 PCI_STOP_N
11.19.20.22 PCI_PAR
11.19.20.22 PCI_PERR_N
11.19.20.22 PCI_SERR_N
11.19.20.22 PCI_STOP_N
11.15.19.20.22 PCI_RST_N
P5V0 R325 1K
R326 15K
ISOLATE N
23


2007/4/9 R328 change to NI.



RTL8110SCL-GR






10/100M use P/N:DFHS17FR129
1000M use P/N:DFHS17FR056





RTL8110SBL

AVDDH	+3.3V
V_12P	+3.3V
AVDDL	+2.5V
V_DAC	+2.5V
DVDD	+1.2V
DVDD_A	+1.2V



For RTL8110SC/8100C DVDD pins, such as 24,32,45,54,64,78,99,110 and 116.

Active LED




PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer Inc. This Data is the property of Quanta Computer Inc. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer Inc., except as authorized by Quanta Computer Inc. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer Inc.

PROJECT : A03	
Quanta Computer Inc.	
Size	Document Number
Custom<Doc>	LAN RTL8110SC
Date:	Friday, June 29, 2007
Sheet	18 of 38

PREQ=1
PGNT=1
ID=AD19
INT=PIRQ#E

11,18,20,22 PCI_AD[31..0] PCI_AD[31..0]

11,18,20,22 PCI_CBE_N3
11,18,20,22 PCI_CBE_N2
11,18,20,22 PCI_CBE_N1
11,18,20,22 PCI_CBE_N0
11,18,20,22 PCI_PAR
11,18,22 PCI_PERR_N
11,18,22 PCI_SERR_N
11,18,20,22 PCI_FRAME_N
11,18,20,22 PCI_TRDY_N
11,18,20,22 PCI_IRDY_N
11,18,20,22 PCI_STOP_N
11,18,20,22 PCI_DEVSEL_N
PCI_AD19 R341 100 SATA_IDSEL
11 PCI_REQ_N1
11 PCI_GNT_N1
11 PCI_IRQE_N
11,15,18,20,22 PCI_RST_N
3 SATA_CLK33



128TQFP

Sii3512

FL_ADDR[18]
FL_ADDR[17]
FL_ADDR[16]
FL_ADDR[15]
FL_ADDR[14]
FL_ADDR[13]
FL_ADDR[12]
FL_ADDR[11]
FL_ADDR[10]
FL_ADDR[09]
FL_ADDR[08]
FL_ADDR[07]
FL_ADDR[06]
FL_ADDR[05]
FL_ADDR[04]
FL_ADDR[03]
FL_ADDR[02]
FL_ADDR[01]/BA5_EN
FL_ADDR[00]/DE_CFG
MEM_CS_N
FL_RD_N
FL_WR_N
FL_DATA[07]
FL_DATA[06]
FL_DATA[05]
FL_DATA[04]
FL_DATA[03]
FL_DATA[02]
FL_DATA[01]
FL_DATA[00]
EEPROM_SDAT
EEPROM_SCLK
LED0
LED1
SCAN_EN
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS


TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

REXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA



TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA


TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA



TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

TEST_MODE
EXT
PCI_M66EN
XTALI/CLKI
XTALO
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA
GNDA

S TXP1 C301 0.01UF SATA TXP1
S TXN1 C302 0.01UF SATA TXN1
S RXN1 C299 0.01UF SATA RXN1
S RXP1 C300 0.01UF SATA RXP1

S TXP2 C303 0.01UF SATA TXP2
S TXN2 C306 0.01UF SATA TXN2
S RXN2 C304 0.01UF SATA RXN2
S RXP2 C305 0.01UF SATA RXP2

PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.



PROJECT: A03
Quanta Computer Inc.

Size A3 Document Number <Doc> SATA Sii3512 Rev C1A
Date: Friday, June 29, 2007 Sheet 19 of 38

ID=AD21
INT=PIRQ#F

27 Z7_RED
27 Z7_GREEN
27 Z7_BLUE

27 Z7_HSYNC
27 Z7_VSYNC
27 Z7_DDCCLK
27 Z7_DDCDAT

3 Z7_CLK14

11 PCI_IRQ#_N
3 Z7_CLK33

11.18.19.22 PCI_DEVSEL_N
11.18.19.22 PCI_FRAME_N
11.18.19.22 PCI_IRDY_N
11.18.19.22 PCI_TRDY_N
11.18.19.22 PCI_STOP_N
11.18.19.22 PCI_PAR
















11.18.19.22 PCI_CBE_N0
11.18.19.22 PCI_CBE_N1
11.18.19.22 PCI_CBE_N2
11.18.19.22 PCI_CBE_N3

11.18.19.22 PCI_AD[31..0]





Z7_REST

Z7_COMP
AVDDDAC
C329 0.1UF
Z7_VBWN
C342 1UF





15 FINT_GP27
11.15.18.19.22 PCI_RST_N







Z7 POWER BUDGET:
1. 8V~470mA
2. 5V~90mA+460mA (64MB)
3. 3V~160mA





Z7 POWER BUDGET:
1. 8V~470mA
2. 5V~90mA+460mA (64MB)
3. 3V~160mA



Z7 POWER BUDGET:
1. 8V~470mA
2. 5V~90mA+460mA (64MB)
3. 3V~160mA



Z7 POWER BUDGET:
1. 8V~470mA
2. 5V~90mA+460mA (64MB)
3. 3V~160mA



2007/06/25



1. New add SPI EEPROM U78, R680, C574, C575.

2. New add U77, R681.




PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer Inc. This Data is the property of Quanta Computer Inc. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer Inc., except as authorized by Quanta Computer Inc. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer Inc.

PROJECT : A03
Quanta Computer Inc.

Size A3	Document Number <Doc>	Rev C1A
Date: Friday, June 29, 2007	XGI Z7	Sheet 20 of 38







2007/06/25
R367,R370 change to pull down.



Close to DRAM

16M*16bit:AKD3JG-KW08
8M*16bit:AKD3DG-KW02



Pin Name	Value	Description	Default
MAA 3	0 1	Enable SPI Disable SPI	0
MAA4	0 1	32KB ROM decoding 64KB ROM decoding	0
MAA5	0 1	Disable PCI AD Bus Reverse Enable PCI AD Bus Reverse	0
MAA6	0 1	Sub-system ID auto-fetch Sub-system ID programmable	0
MAA7	0 1	D2 state Enable D2 state Disable	0
MAA8	0 1	Local Frame Buffer Size -- MAA[10:8] 0 0 0: 2MB 1 0 1: 64MB	0
MAA9	0 1	0 0 1: 4MB 1 1 0: 128MB 0 1 0: 8MB 1 1 1: 256MB	0
MAA10	0 1	0 1 1: 16MB 1 0 0: 32MB	1
MAA11	0 1	PCI I/O interface driving control 0: Weak 1: Strong	0
MAA12	0 1	Select internal clock generator Select external clock generator	0
MAA13	0 1	BCLK DLL Enable BCLK DLL Disable	0


Note: 1. If the serial ROM is not used (integrated system BIOS), then MAA3 and MAA6 both need to be high.
2. The hardware trapping signal needs to be set high or low, depending on the system configuration. These pins cannot be left floating or open.

PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.


PROJECT: A03
Quanta Computer Inc.

Size A4 Document Number <Doc> Rev C1A
Date: Friday, June 29, 2007 Sheet 21 of 38

MiniPCI Connector



MiniPCI By-pass Cap.




PROPRIETARY NOTE
 The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.







PROJECT : A03
Quanta Computer Inc.

Size	Document Number	Rev
B	<Doc>	C1A
MINIPCI SLOT		
Date:	Friday, June 29, 2007	Sheet 22 of 38

AC'97 CODEC






2007/4/9 R609 change to Insert;
R610 change to NI.

PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.





PROJECT : A03
Quanta Computer Inc.

Size	Document Number	Rev
A3	<Doc>	C1A
Date: Friday, June 29, 2007		
Sheet 25 of 38		



2007/4/9 Delete U49, R435, R436, R437, R439, C452, C453, C454, C455, C458, C459, C460, C461




PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.




PROJECT: A03
Quanta Computer Inc.

Size A3 Document Number <Doc> **VGA1 From NB** Rev C1A
Date: Friday, June 29, 2007 Sheet 26 of 38



The diagram shows the pinout for the IDE1 connector, which is a 39-pin connector. The pins are numbered 1 through 39. The functions for each pin are listed on the left and right sides of the diagram. The pins are color-coded: pins 1-18 are blue, pins 19-39 are green. The diagram shows the following pinout:

Pin	Function
1	IDERST N
2	IDE PDD7
3	IDE PDD6
4	IDE PDD5
5	IDE PDD4
6	IDE PDD3
7	IDE PDD2
8	IDE PDD1
9	IDE PDD0
10	IDE PDDREQ
11	IDE PDIOW N
12	IDE PDIOR N
13	IDE PIORDY
14	IDE PDDACK N
15	IRQL4
16	IDE PDA1
17	IDE PDA0
18	IDE PDCS N1
19	IDE ACT N
20	IDE PDD8
21	IDE PDD9
22	IDE PDD10
23	IDE PDD11
24	IDE PDD12
25	IDE PDD13
26	IDE PDD14
27	IDE PDD15
28	IDE PDN
29	P66DET
30	IDE PDA2
31	IDE PDCS N3
32	
33	
34	
35	
36	
37	
38	
39	






The schematic diagram illustrates the power supply and clock input section of the BLM11B121SB. A P5V pin is connected to a 5V regulator (RN65, 1K) which provides power to the circuit. The clock input section shows four differential clock inputs: KBDAT, MSDAT, KBCLK, and MSCLK. Each input is connected to a differential pair of inductors (L51, L49, L50, L52) which are connected to the BLM11B121SB. The clock signals are also connected to a common ground through capacitors C508, C510, C511, and C512, all 180PF.












PROJECT: A03
Quanta Computer Inc.

Size A3	Document Number <Doc> USB, KB/MS, PARALLEL	Rev C1A
Date:	Friday, June 29, 2007	Sheet 29 of 38

Digital IO: 4 IN / 4 OUT



2007/4/9 Delete RN66,RN67,
New Add GPIO Level shift circuitry.




PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.



PROJECT: A03
Quanta Computer Inc.

Size A3	Document Number <Doc>	RJ-11, DIO	Rev C1A
Date: Friday, June 29, 2007	Sheet 30	of 38	



PROPRIETARY NOTE





The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.




PROJECT: A03

Quanta Computer Inc.

Size	Document Number	Rev
A4	<Doc>	C1A
Date:	Friday, June 29, 2007	Sheet 31 of 38



2007/4/9 Delete U75,R577,R578,C549,C550,C557.




PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.





PROJECT : A03
Quanta Computer Inc.

Size	Document Number	Rev
A4	<Doc>	C1A
Power Button		
Date:	Friday, June 29, 2007	Sheet 32 of 38



3.3V / 10A(Max) , 7A(TDC)Voltage Regulator 5.0V / 10A(Max) , 7A(TDC)Voltage Regulator






PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC. and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.





PROJECT: A03
Quanta Computer Inc.

Size B	Document Number <Doc>	Rev C1A
Date: Friday, June 29, 2007	P12V	
Sheet 35 of 38		

P1V05/3.3A (MAX)
2A (Sustained)



<11.4 = SD
OR
<4.75 = SD
OR
<2.8 = SD



PROPRIETARY NOTE
The content of this technical information (the Data) has been originated by or is peculiarly within the knowledge of Quanta Computer INC. Tao Yuan, Taiwan. This Data is the property of Quanta Computer INC. and is subject to protection under recognized legal principles. The Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer INC., except as authorized by Quanta Computer INC and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer INC.

PROJECT: A03
Quanta Computer Inc.

Size A3 Document Number 1.05/1.5/1.8V Linear Regulator Rev C1A
Date: Friday, June 29, 2007 Sheet 36 of 38

2.5V / 4.8A(Max) , 4A(TDC)Voltage Regulator 1.35V / 2.42A(Max) , 2A(TDC)Voltage Regulator

