





PB5/6 Block Diagram








Layout note:
comp0,2: $Z_0=27.4\Omega$, $L<0.5''$
comp1,3: $Z_0=55\Omega$, $L<0.5''$

Layout note:
ICH_DPRSTP# , Daisy Chain
(SB>PowerIC>NB>CPU)



Reserve 1K for XDP function

Pin	Function	Resistor
XDP TDO	R32	*51/F_4
XDP TDI	R33	56_4
XDP TMS	R34	54.9K: 4
XDP TCK	R36	56_4
XDP TRST#	R35	56_4

[illegible]

Processor not

No use PROCHOT CPU side till PU 56ohm.
Use PROCHOT to optional receiver CPU side PU 68ohm and through isolat 2.2K ohm to receiver side

VCCP

R71 56.4

H_PROCHOT#_D R70 70.4 H_PROCHOT#_I






BOM Option Table

Reference	Description
N/A	N/A

Need NC 20PCS 10u before A1 BOM released(A0 all stuff)



Place these parts reference to Intel demo board.



Penryn CPU Power Status and max current table








POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_CORE	O	X	X	VID	47A	Standard Voltage CPU
VCC_CORE	O	X	X	VID	50A	SV Design Target
VCC_CORE	O	X	X	VID	TBD	Extreme Edition CPU
VCC_CORE	O	X	X	VID	67A	EE Design Target
VCCA	O	X	X	+1.5V	130mA	
VCCP	O	X	X	+1.05V	4.5A	Before VCC Stable
VCCP	O	X	X	+1.05V	2.5A	After VCC Stable

(See Penryn EMTS Rev:1.0 Table 7,8 for voltage and current)

(See Penryn EMTS Rev:1.0 Table 3 for VID table)



Layout Note:
Inside CPU center cavity in 2 rows




PROJECT : PB5/6
Quanta Computer Inc.

Size	Document Number	Rev
	CPU(2/2) POWER	1A

Date: Friday, May 30, 2008 Sheet 4 of 35

BOM Option Table

Reference	Description
N/A	N/A







PROJECT : PB5/6

Quanta Computer Inc.



Size	Document Number	Rev
	NB (1/7) HOST	1A
Date:	Friday, May 30, 2008	Sheet 5 of 35



Reference	Description
N/A	N/A




DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B

Reference	Description
IV@	INT VGA
EV@	EXT VGA



NB Power Status and max current table(1/3)


POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC(EXT_VGA)	O	X	X	+1.05V	2178mA	
VCC(INT_VGA)	O	X	X	+1.05V	2899mA	
VCC_AGX	O	X	X	+1.05V	8700mA	Graphics Core
VCC_SM(800)	O	O	X	+1.8VSUS	3A	(DDRII-667) 2.6A
VCC_SM(Standby)	O	O	X	+1.8VSUS	1mA	Self Refresh during S3

(See NB EDS Rev:1.0 Section 10.1 for max current)

(See NB EDS Rev:1.0 Section 12.2 for DC voltage)

BOM Option Table

Reference	Description
IV@	INT VGA
EV@	EXT VGA
IHM@	INT HDMI



NB Power Status and max current table(2/3)(NB left side)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCCA_CRT_DAC	O	X	X	+3.3V	73mA	
VCCA_DAC_BG	O	X	X	+3.3V	5mA	
VCCA_DPLLA	O	X	X	+1.05V	64.8mA	
VCCA_DPLLB	O	X	X	+1.05V	64.8mA	
VCCA_HPPLL	O	X	X	+1.05V	24mA	
VCCA_MPPLL	O	X	X	+1.05V	139.2mA	
VCCA_LVDS	O	O	X	+1.8VSUS	13.2mA	
VCCA_QDAC	O	X	X	+1.5V	414uA	
VCCA_PEG_PLL	O	X	X	+1.05V	50mA	
VCCA_SM(DDRII-800)	O	X	X	+1.05V	720mA	(DDRII-667) 480mA
VCCA_SM_CK(800)	O	X	X	+1.05V	26mA	(DDRII-667) 24mA
VCCA_TV_DAC	O	X	X	+3.3V	79mA	
VCC_HDA	O	X	X	+1.5V	50mA	
VCCD_TV_DAC	O	X	X	+1.5V	35mA	
VCCD_QDAC	O	X	X	+1.5V	125uA	
VCCD_HPPLL	O	X	X	+1.05V	157mA	
VCCD_PEG_PLL	O	X	X	+1.05V	50mA	
VCCD_LVDS	O	O	X	+1.8VSUS	60mA	

EXT&INT VGA Power Plane Option table

POWER PLANE	EXT VGA	INT VGA	MARK
VCCA_CRT_DAC	GND	+3V	DR1
VCCD_LVDS	GND	+1.8VSUS	DR2
VCC_TX_LVDS	GND	+1.8VSUS	DR3
VCCA_LVDS	GND	+1.8VSUS	DR4
VCCD_TV_DAC	+1.5V	+1.5V	
VCCA_TV_DAC	GND	+3V	DR5
VCCD_QDAC	GND	+1.5V	DR6
VCCA_DAC_BG	GND	+3V	DR7
VCCA_AXG	GND	+1.05V	DR8 Page 8
VCC_AXG_NCTF	GND	+1.05V	DR9 Page 8
VCCA_DPLLA	GND	+1.05V	DR10
VCCA_DPLLB	GND	+1.05V	DR11
VCC_HDA	GND	+1.5V	DR12 For IHDMI

NB Power Status and max current table(3/3)(NB Right side)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VTT	O	X	X	+1.05V	852mA	FSB at 1067MHz
VCCA_AXF	O	X	X	+1.05V	322mA	
VCC_SM_CK(800)	O	O	X	+1.8VSUS	124mA	(DDRII-667) 120mA
VCC_TX_LVDS	O	O	X	+1.8VSUS	119mA	
VCC_HV	O	X	X	+3V	106mA	
VCC_PEG	O	X	X	+1.05V	1782mA	
VCC_DMI	O	X	X	+1.05V	456mA	

(See NB EDS Rev:1.0 Section 10.1 for max current)
(See NB EDS Rev:1.0 Section 12.2 for DC voltage)


EXT VGA->Disable TV/CRT/LVDS/HDMI(See DG 1.0 P190 Table 103)
INT VGA->Disable TV/Enable CRT(See DG1.0 P208 Table 118)
INT VGA->Disable HDMI(See DG 1.0 P277 section 3.10.4)



PROJECT : PB5/6
Quanta Computer Inc.

Size Document Number
NB(5/7) POWER
Date: Thursday, April 24, 2008 Sheet: 9 of 35

Rev
1A



BOM Option Table

Reference	Description
N/A	N/A



PROJECT : PB5/6
Quanta Computer Inc.

Size	Document Number	Rev
	NB(6/7) VSS	1A
Date:	Friday, March 21, 2008	Sheet 10 of 35

North Bridge Strap Pin Configuration Table

(See DG 1.0 P295 Table 184)
(See NB EDS 1.0 P187 Table 74)

Pin Name	Strap description	Configuration	PU<4.02K> PD <2.21K>	Note
CFG[2:0]	FSB Frequency Select	[000]= FSB 1066MHz [010] = FSB 800MHz [011] = FSB 667MHz	See Page 2 FSB selection table	
CFG[4:3]	Reserved			
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)	6 MCH_CFG_5	
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)	6 MCH_CFG_6	Enable iTPM
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)	6 MCH_CFG_7	
CFG8	Reserved			
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)	6 MCH_CFG_9	
CFG10	PCIE Loopback enable	0 = Enabled 1 = Disabled (Default)	6 MCH_CFG_10	
CFG11	Reserved			
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)	6 MCH_CFG_12	
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)	6 MCH_CFG_13	
CFG[15:14]	Reserved			
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)	6 MCH_CFG_16	
CFG[18:17]	Reserved			
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed	6 MCH_CFG_19	
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIE is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIE are operating simultaneously via PEG port	6 MCH_CFG_20	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI/DP Device Present(Default) 1 = SDVO/HDMI/DP Device present	6 SDVO_CTRLDATA	
L_DDC_DATA	Local Flat Panel(LFP) Present	0 = LFP Disable(Default) 1 = LFP Card Present;PCIE disable	6,19 INT_LVDS_EDIDDATA	
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present	6 DDPC_CTRLDATA	

BOM Option Table

Reference	Description
N/A	N/A

Enable iTPM Table

PAGE	Net Name	PU & PD	NOTE
11	MCH_CFG_6	PD 10K to GND	NB Strap pin
13	SPI_MOSI	PU 20K to +3V_S5	SB Strap pin
14	CLGPIO5	PU 10K to +3V_S5	SB Strap pin




PROJECT : PB5/6
Quanta Computer Inc.

Size	Document Number NB(7/7) STRAP	Rev 1A
Date:	Friday, May 30, 2008	Sheet 11 of 35



Reference	Description
IV@	INT VGA
EV@	EXT VGA

PCI/PCI-E/USB/DMI/SPI

25 AD[0..31]



PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD17	INTA# / INTB#	OZ129T
REQ1# / GNT1#	AD20	INTC# / INTD#	CB1410




PCI Express

Direct Media Interface


SPI

USB

USB OC# PULL-UP




PCI PULL-UP




PROJECT : PB5/6
Quanta Computer Inc.

South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PUPD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0	
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default	
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default	
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	GNT3# R330 *1K 4
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	Disable iTPM SPI_MOSI R331 *20K 4 3VSUS
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT0# SPI_CS#1 Boot Location	GNT0# R306 *1K 4
SPI_CS#1 / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1 0 PCI 1 1 LPC	SPI_CS#1 R302 *1K 4



Reference	Description
N/A	N/A



SB Power Status and max current table(1/2)(SB left side)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCCRTC	X	X	X	+VCCRTC	6uA	6uA@G3
VSREF	O	X	X	+5V	2mA	
VSREF_SUS	O	O	O	+5V_S5	2mA	1mA@S3/S4/S5
VCC1_5_B	O	X	X	+1.5V	646mA	
VCCSATAPLL	O	X	X	+1.5V	47mA	
VCC1_5_A	O	X	X	+1.5V	1.342A	
VCCUSAPLL	O	X	X	+1.5V	11mA	
VCCLAN1_05	O	X	X	+1.05V	X	Powered by Vcc1_05 in S0
VCCLAN3_3	O	X	X	+3V	19mA	Tied to +3V,not +3VSUS
VCCGLANPLL	O	X	X	+1.5V	23mA	
VCCGLAN1_5	O	X	X	+1.5V	80mA	
VCCGLAN3_3	O	X	X	+3V	1mA	

SB Power Status and max current table(2/2)(SB right side)



POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC1_05	O	X	X	+1.05V	1.634A	
VCCDMIPLL	O	X	X	+1.5V	23mA	
VCC_DMI	O	X	X	+1.05V	48mA	
V_CPU_IO	O	X	X	+1.05V	2mA	
VCC3_3	O	X	X	+3V	308mA	
VCC_HDA	O	X	X	+1.5V	11mA	
VCCSUSHDA	O	O	O	+1.5V_S5	11mA	1mA@S3/S4/S5
VCCSUS1_05	O	O	O	+1.05V	X	Powered by Vcc1_05 in S0
VCCSUS1_5	O	O	O	+1.5V	X	Powered by Vcc1_5_A in S0
VCCSUS3_3	O	O	O	+3VSUS	212mA	52mA@S3/S4/S5
VCCCL1_05	O	X	X	+1.05V	X	Powered by Vcc1_05 in S0
VCCCL1_5	O	X	X	+1.5V	X	Powered by Vcc1_5_A in S0
VCCCL3_3	O	X	X	+3V	19mA	Tied to +3V,not +3VSUS

Note:VCCSUS1_05, VCCSUS1_5 are powered by VccSus3_3 in S3/S4/S5


Reference	Description
N/A	N/A

CHRM REV 1.0

Reference	Description
N/A	N/A




DDR II DIMM Socket



CH-A SPD ADDRESS:?????

<http://hobi-elektronika.net>




CH-A SPD ADDRESS:?????

BOM Option Table

Reference	Description
N/A	N/A

17







PROJECT : PB5/6
Quanta Computer Inc.






Size	Document Number	Rev
	DDR SO-DIMM	1A
Date:	Friday, May 30, 2008	Sheet 17 of 35

DVI-I









Close HDMI connector

Co-Layout




CRT PORT







HALL SENSOR




11/01 add stitch cap for LVDS






8/13 Change Size To 1206


10/22 update p/n From DFHS40FS825 to DFWF40MS000




LCD PANEL MODULE






CAMERA MODULE




A:(11/27) Camera module power VCC5 or VCC3?








Mixer & 1st order low pass filter(338HZ)




2nd order low pass filter(338HZ)




Cutoff:770Hz


Cutoff:8.8Hz




HP




Normal Open Jack



SYSTEM MIC





Normal Open Jack






LAN_REALTEK_RTL8102E



For RTL8102EL, use this block.



Note 1: The Trace length between L1 and 8111DL's Pin 1 must be within 0.5 cm. C5 and C8 to L1 must be within 0.5cm. Refer to Layout guide for more detail.







DB0VC1LAN07 (NS681686)




[illegible]

Size	Document Number MINI CARD/NEW CARD		
Date	Wednesday, June 04, 2008	Sheet	24 of 32
















SATA HDD




2'nd SATA HDD




PROJECT : PB5/6
Quanta Computer Inc.






FANPWR = 1.6*VSET
G995/Pin1- internal pull high (+5V)

		PROJECT : PB5/6 Quanta Computer Inc.	
Size	Document Number	R	
	SW/LED/Keyboard		
Date:	Friday, May 30, 2008	Sheet	29 of 35




PROJECT : PB5/6
Quanta Computer Inc.











A circuit diagram showing a short circuit. A resistor labeled PR230 is connected between a node labeled VCCPGND and a ground symbol. The word "short" is written below the resistor, indicating a fault condition.

$$V_{OUT} = (1 + R_2/R_3) * 0.75$$







Input sense resistor and Constant power setting table

	UMA	Discrete
PR116	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
PR123	10K Ohm CS31003F949	2.43K Ohm CS22433F913
PR119	10K Ohm CS31003F949	10K Ohm CS31003F949
PF1	10A DKA00VFU000	10A DKA00VFU000

Modify on 11/05

$$LIM = (1/R2) * (((0.05/VREF=2.39)VACLM)+0.050)$$

$$CURRNT LIMIT POINT = (90w/19v) * 0.85 = 4.026A$$

$$4.026A = (1/0.02) * ((0.05/2.365)VacLm+0.05)$$

$$VacLm = ((33//152)/(33//152+19.6//152)) * Vref$$

$$R2 = \text{adapter current sense resistence}$$

CELL-SET = Low ----> Cells = VDD ----> 4S
CELL-SET = High ----> Cells = GND ----> 3S

