




ZRH SYSTEM BLOCK DIAGRAM



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart











FDI Disabling (Discrete Only)


DP & PEG Compensation

Processor pull-up (CPU)










CFG2 R78 1K/F 4





CFG4 R112 *1K/F 4

CFG7 R127 *1K/F 4




```
11: (Default) x16 - Device 1 functions 1 and 2 disabled |
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled |
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) |
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled |
```

Cougar Point (DMI, FDI, PM)




RTC Circuitry(RTC)



HDA Bus(CLG)




PCH JTAG Debug (CLG)




PCH Dual SPI (4M)

Winbond W25Q32BVSSIG_AKE391P0N00
MXIC MX25L3205DM2I-12G: AKE39FP0Z00




PCH2 (CLG)




Add MOSFET to separate CODEC SYNC signal

Cougar Point (HDA, JTAG, SATA)




PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V ₀ R513 1K 4 SPKR
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R597 1K 4 PCI_GNT3# [9]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC R536 330K 4 PCH_INVRMEN
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]	R620 1K 4 BBS_BIT1 [9] R510 1K 4 BBS_BIT0
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	[36] ME_WR# R272 0 4 ACZ_SDOU_R
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R515 2.2K 4 DF_TVS [10] R504 1K 4 H_SNB_IVB# [3]
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R177 1K 4 PLL_ODVR_EN [10]
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5 R544 1K 4 ACZ_SYNC_R
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	Need check schematic
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	3/16 Remove based on CPT EDS rev1.0
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)	3/16 Remove based on CPT EDS rev1.0



PLTRST#(CLG)



PCI/USBOC# Pull-up(CLG)




MPC Switch Control	
MPC_PWR_CTRL#	Low = MPC ON High = MPC OFF (Default)


	GPU_PW_CTL_S0	GPU_ID1	GPU_ID0	GPU S/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Nux)	0	1	0	UMA-GPU	DIS/S0	UMA boot
Optimize (Nuxless)	0	1	1	UMA	UMA/S0	UMA boot

0 = GPU power is control by PCH GPIO2 (Discrete, S0 or Optimize)
 1 = GPU power is control by S/W (pure Discrete S0)


CLK_REQ/Strap Pin(CLG)




SMBus(EC)




SMBus(PCH)





Cougar Point (GPIO,VSS_NCTF,RSVD)




GPIO Pull-up/Pull-down(CLG)




GPIO15
Intel ME Crypto Transport Layer
Security (TLS) cipher suite
Low = Disable (Default)
High = Enable



FDI TERMINATIONVOLTAGE OVERRIDE
LOW - Tx, Rx terminated
to same voltage



high	GPU power is control by H/W (DIS only, UMA only)
low	GPU power is control by PCH GPIO (Discrete, SG or Optimize)




SV_SET_UP
High = Strong (Default)





BIOS RECOVERY
High = Disable (Default)
Low = Enable


Quanta Computer Inc.
PROJECT : ZRH

Size	Document Number	Rev 1A
Cougar Point 4/6		
Date:	Friday, January 14, 2011	Sheet 10 of 50




IBEX PEAK-M (GND)







Place these Caps near So-Dimm0.




	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1




DDR3 DIMM-A1

<http://hobi-elektronika.net>



14





Place these Caps near So-Dimm0.




	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1





	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1















Place these Caps near So-Dimm1.




	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1




Quanta Computer Inc.
PROJECT : ZRH


Size	Document Number	Rev
	XDP/ Hole	1A
Date:	Friday, January 14, 2011	Sheet 17 of 50






NB9M: VGACORE +0.90V (Normal) , +1.09V
NVVDD Maximum Settling Time




PEX_RST timing





2010/11/30 modify pul high to +3V_GFX






http://hobi-elektronika.net




The figure contains two circuit diagrams. The left diagram, labeled 'SMBus', shows an interface where SMB_CLK_VGA and SMB_DATA_VGA signals are connected to MOSFETs Q4 and Q3 respectively. These MOSFETs are controlled by +3V_GFX and their gates are pulled up by resistors R24 and R23. The drains of Q4 and Q3 are connected to VGA_CLK [36] and VGA_DATA [36] through resistors R21 and R17. The right diagram, labeled 'DGPU idle', shows a similar setup where DGPU_IDLE_INT# and VGA_THERM# R signals are connected to MOSFETs Q21 and Q2. These MOSFETs are controlled by +3V_GFX and their gates are pulled up by resistor R382. The drains of Q21 and Q2 are connected to DGPU_IDLE# [36] and VGA_THERM# [36] through a 0.4 ohm resistor.


ROM_Si	DESCRIPTION	Vendor P/N	ROM_Si	Quanta P/N B/S
0010	Hynix Samsung	DDR3 64Mx16x8, 1GB, 900MHz	K4T1G163DFR-11C	Pd 15K
0111	Hynix Samsung	DDR3 64Mx16x8, 1GB, 900MHz	H5T1G1646E-HC11	20K
0110	Hynix Samsung	DDR3 128Mx16x8, 2GB, 900MHz	H5T2G163BFR-11C	Pd 35K
0111	Hynix Samsung	DDR3 128Mx16x8, 2GB, 900MHz	K4W2G1646E-HC11	45K





4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)]
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
15K/F 4: CS31502FB26 [RES CHIP 15K 1/16W +1% (0402)]
30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1%(0402)]
35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1%(0402)]
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]
20K/F 4: CS32002FB29 RES CHIP 20K 1/16W +1%(0402)


GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD VID1
6	OUT	N/A	NVVD VID2
7	OUT	N/A	NVVD VID3
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL








SPEC	GB2-128 12P-GS	GB3-128 12E-GE
10nF ,10% X7R 0402	8	
22nF ,10% X7R 0402	3	
47nF ,10% X7R 0402	3	
100nF ,10% X7R 0402	2	22
220nF ,10% X7R 0603	3	
1uF ,10% X7R 0603	1	8
4.7uF ,10% X5R 0603	1	3
10uF ,10% X5R 0805	2	2
22uF ,10% X5R 0805	1	
47uF ,10% X5R 0805	1	2
470uF	1	










CRT


<http://hobi-elektronika.net>




LVDS



LCD Power




Backlight Control



Brightness Control




CCD & MIC




HDMI


<http://hobi-elektronika.net>




HDMI -detect



HDMI connector



ESD Protect



SATA HDD
<http://hobi-elektronika.net>





PROJECT : ZRH

Size	Document Number	Rev
	SATA-HDD/ODD	1A
Date:	Friday, January 14, 2011	Sheet 27 of 50



Date: Friday, January 14, 2011 Sheet 27 of 50

+3.3V: 2700mA
+1.5V: 500mA



Close CN23

TV and Debug



Close CN22





Quanta Computer Inc.



PROJECT : ZRH

MINI PCI-E card/TV

CODEC(ALC669X) <http://hobi-elektronika.net>




<http://hobi-elektronika.net>



Quanta Computer Inc. PROJECT : ZRH		
Size	Document Number	Rev
	AMP/AUDIO JACK/WOOFER	1A
Date:	Friday, January 14, 2011	Sheet 30 of 50

http://hobi-elektronika.net






CN15

Pin	Signal	Connection
1	XD R/B	MS-DATA1
2	XD-RE#	MS-BS
3	XD CE#	4IN1-GND2
4	XD-CLE	SD-VCC
5	SD/XD/MS CMD	SD-CLK
6	XD-WE	SD-DA70
7	SD/XD WP#	XD-D2
8	SD/XD/MS DATA0	XD-D3
9	SD/XD/MS DATA1	XD-D4
10	SD/XD/MS DATA2	SD-DA1
11	SD/XD/MS DATA3	XD-D5
12	XD-WE	XD-D6
13		XD-D7
14	XD CE#	XD-VCC
15	MMI_VCCO	XD-CD-SW
16	SD/XD/MS DATA3	SD-SP-SW
17	MS INS#	SD-CD-SW
18	SD/XD/MS DATA2	
19	SD/XD/MS DATA0	
20	XD R/B	
21	XD-RE	
22	XD-CE	
23	XD-CLE	
24	XD-ALE	
25	XD-WE	
26	XD-WP	
27	XD-D0	
28	SD-DAT2	
29	SD-DAT3	
30	SD-CMD	
31	4IN1-GND1	
32	MS-VCC	
33	MS-SCLK	
34	MS-DATA3	
35	MS-INS	
36	MS-DATA2	
37	MS-DATA0	
38		
39		
40		

CONN CARDREADER




20mi1

These 1394 signals are high speed differential pairs and must be kept equal length with a differential impedance (Z_o) of 110ohms.




Quanta Computer Inc.
PROJECT : ZRH



Size	Document Number Card Reader & 1394	Rev 1A
Date:	Friday, January 14, 2011	Sheet 31 of 50

AL008511001ALLVC412000

MB USB dual way




DT dongle



	DT IN	DT OUT
DT_PLUG#	LO	HIGH


USB3.0 Chip




Clock select signal	
USB3.0_CSEL	High = External 48Mhz Low = 24MHz X'tal

Name	USB data	State	Max Current	Apple Device
SDP	YES	S0-S3	500mA	500mA
CDP	YES	S0-S3	1500mA	500mA
DCP,Auto	NO	S4-S5	1800mA	1800mA

Battery Status, EC GPO control it.
 > Hi: S0 and S3-S5 Battery over 30%
 > Lo: S3-S5/ Battery under 30%



<http://hobi-elektronika.net>



Pin connection diagram for CN3 connector:

- Pin 1: +3V_S5
- Pin 2: +3V_S5
- Pin 3: +3V
- Pin 4: +3V
- Pin 5: PWRLED#
- Pin 6: NBSWON#
- Pin 7: PCIE_WAKE#
- Pin 8: PLTRST#
- Pin 9: CLK_PCIE_LAN_REQ#
- Pin 10: PCIE_TX1-
- Pin 11: PCIE_TX1+
- Pin 12: CLK_PCIE_LAN
- Pin 13: CLK_PCIE_LAN#
- Pin 14: PCIE_RX1+
- Pin 15: PCIE_RX1-
- Pin 16: PCIE_RX1+
- Pin 17: PCIE_RX1-
- Pin 18: LAN_CONN
- Pin 19: LAN_CONN
- Pin 20: LAN_CONN






Diagram illustrating the CAPSLED R339 circuit. The circuit includes a MOSFET (Q15, BSS84) connected to a +3V supply and a red wire labeled CAPSLED# [36]. The MOSFET's gate is connected to a blue wire labeled 330 4, which is also connected to a red wire labeled CAPSLED R339. The MOSFET's source is connected to ground, and its drain is connected to the +3V supply.

CPU FAN


<http://hobi-elektronika.net>




Finger Printer



BT




Lid Switch (Hall sensor)




LED & SW



2010/11/21
change LED1,LED2 ,LED3 ,LED4 footprint
















POWER



Battery



 Quanta Computer Inc.		PROJECT : ZRH	
Size	Document Number	DT/BT/FP/LED/FAN	
Date	Friday, January 14, 2011	Sheet	35 of 50



	I/O Address	
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

The diagram shows a horizontal wire representing a signal path. On the left, the label "SHBM" is in blue. Further right, the label "SHBM_R" is in red. At the end of the wire, there is a resistor symbol labeled "R12". This resistor is connected to another resistor labeled "*10K_4", which is then connected to a ground symbol (three horizontal lines of decreasing width).




The schematic diagram illustrates the power supply section of the PCB. It shows three main power rails: +3V_PCU, +3V_S5, and +3V_GFX. The +3V_PCU rail is connected to the MBCLK and MBDATA lines via resistors R4 and R3, both labeled 4.7K 4. The +3V_S5 rail is connected to the 2ND MBCLK and 2ND MBDATA lines via resistors R1 and R2, both labeled 10K 4. A red circle highlights the +3V_S5 connection point, and a red arrow points to the text 'REV : B Change from +3V to +3V_S5'. The +3V_GFX rail is connected to the VGA_CLK and VGA_DATA lines via resistors R46 and R47, both labeled 10K 4.

PI FLASH (128K)

The schematic shows the SPI interface for the PI FLASH (128K). The PI FLASH (U3) is a W25X10BVSNIIG. The connections are as follows:

- SPI_SDI_uR (pin 2):** Connected to +3VPCU via resistor R57 (100K).
- SPI_SDO_uR (pin 5):** Connected to +3VPCU via resistor R54 (10K).
- SPI_SCK_uR (pin 6):** Connected to +3VPCU via resistor R62 (10K).
- SPI_CS0_uR (pin 1):** Connected to +3VPCU via resistor R62 (10K).
- VDD (pin 8):** Connected to +3VPCU.
- VSS (pin 1):** Connected to +3VPCU.
- Capacitor C59:** A 0.1uF/16V capacitor is connected between +3VPCU and ground.

Winbond W25X10BVSNIG	AKE35FN0N00
EON EN25F10-100GIP	AKE35FN0Q00
AMIC A25L0100-F	AKE35ZN0800



VP

VP

[48] HWPG_SVADO D15 *BAS316

[46] HWPG_1.8V D16 BAS316

[43] HWPG_VCCSA D18 BAS316

[42] HWPG_VDDR D17 BAS316

[38] SYS_HWPG D19 BAS316

[27,39] GFX_PWRGD D20 *BAS316

[41,43] HWPG_VTT D21 BAS316

[46] HWPG_3V_LCD D14 3D@BAS316

2010/11/22 un-stuff D20

HWPG [27]

NBSWON#

D1



VPORT_6



SW1

MSK NTC031-AC1G-A120T




2010/11/21
remove in B-test


<http://hobi-elektronika.net>






<http://hobi-elektronika.net>








	Dual Core (35W)	Quad Core (45W)
CPU Conver	2-Phase	3-Phase
PR94	Populated	NC
PR209	150K/F_4 (CS41502FB18)	130K/F_4 (CS41302FB00)
PR211	200K/F_4 (CS42002FB12)	158K/F_4 (CS41582FB14)
PR104	NC	5.11K/F_4 (CS25112FB15)
PR79	3.4K/F_4 (CS23402FB08)	5.11K/F_4 (CS25112FB15)
PR98	3.4K/F_4 (CS23402FB08)	5.11K/F_4 (CS25112FB15)

	UMA (IV@) / Muxless (MS@)	External VGA (EV@)
PR69	NC	Populated
PR85	100K/F_4 (CS41002FB28)	200K/F_4 (CS42002FB12)
PR205	130K/F_4 (CS41302FB00)	NC
PR212	158K/F_4 (CS41582FB14)	NC
PR91	5.62K/F_4 (CS25622FB18)	1K/F_4 (CS21002FB24)
PR92	Populated	NC
PR62	Populated	NC



[PWM]

<http://hobi-elektronika.net>


L(ripple current)
 $= (9-1.5) \cdot 1.5 / (0.56 \mu \cdot 400 \text{k} \cdot 9)$
 $\sim 5.58 \text{A}$
 $V_{\text{trip}} = (22-2.79) / (4.3 \text{mohm} / 2) = 0.0413 \text{V}$
 $\text{RILIM} = V_{\text{trip}} / 10 \mu \text{A} \sim 4.13 \text{K}$

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF




Quanta Computer Inc.
 PROJECT : ZRH

Size	Document Number	Rev
	DDR 1.5V(TPS51116)	1A
Date:	Friday, January 14, 2011	Sheet 42 of 50

<http://hobi-elektronika.net>

VID0	VID1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V



VCCSA
0.9 Volt +/- 2%
TDC : 4.2A
PEAK : 6A
Width : 240mil

VCCSA_SEL	VCCSA
1	0.8V
0	0.9V


default 0.9V



Quanta Computer Inc.

PROJECT : ZRH

Size	Document Number	Rev
	VCCSA(TPS51461)	1A
Date:	Friday, January 14, 2011	Sheet 43 of 50




Default is 12P-GS

location	12P-GS	12E-GE
PR27	36.5K/F CS33652FB18	43.2K/F (CS34322FB00)
PR19	715K/F CS47152FB00	332K/F (CS43322FB15)
PR20	86.6K/F CS38662FB16	158K/F (CS41582FB14)

GPU_VID2	GPU_VID1	+VGPU_CORE (12P-GS / 12E-GS)
0	0	1.0V / 0.9125V
0	1	0.975V / 0.8625V
1	0	0.825V / 0.8125V

 Quanta Computer Inc. PROJECT : ZRH		Rev 1A
Size	Document Number GPU CORE(MAX17007)	
Date	Friday, January 14, 2011	Sheet 44 of 50




Quanta Computer Inc.

PROJECT : ZRH



Size	Document Number	Rev
	GPU_PWR	1A
Date:	Friday, January 14, 2011	Sheet 45 of 50

http://hobi-elektronika.net


+1.8V
1.8 Volt +/- 5%
TDC : 1.54A
PEAK : 2A
Width : 60mil



+3V_LCD
3.6 Volt +/- 5%
TDC : 1.5A
PEAK : 2A
Width : 60mil





Thermal protection



For EC control thermal protection (output 3.3V)

<http://hobi-elektronika.net>

+5V_ADO
5 Volt +/- 5%
TDC : 1.5A
PEAK : 2A
Width : 80mil



Quanta Computer Inc.

PROJECT : ZRH

Size	Document Number	Rev
	+5V_ADO (MP8773)	1A
Date:	Friday, January 14, 2011	Sheet 48 of 50

