

Acer Flamingo

01200_SD

CLK GEN.
ICS

PAGE:03

Mobile CPU
Tualatin
version :

PAGE:4~5

Project code:
PCB P/N:
REVISION:

PCB LAYER

L1: Signal 1(X)
L2: GND
L3: Signal 2 (Y)
L4: Signal 3 (X/Y)
L5: GND
L6: POWER
L7: Signal 4(weak)
L8: Signal 5 (X)
L9: GND
L10:Signal 6 (Y)

DC/DC&CHARGER
Switching Power
MAX1632/MAX1772

INPUTS	OUTPUTS
DCBATOUT	+6V
AD+	+5VSB
	+3.3V
	+5V
	+12V
	CD+5V

PAGE:32

CPU DC/DC
Switching Power
MAX1718/MAX1714

INPUTS	OUTPUTS
DCBATOUT	+VCC_CORE
	+VCCT

PAGE:30/31

OTHER DC/DC
MAX1644/MAX1792
MAX8863

INPUTS	OUTPUTS
+5V	+1.8V
+3.3V	+1.5V
LAN_+3.3V	+3VSB
+5VSB	+1.8VSB
	+3.3V

PAGE:31/32

CMOS
BAT



Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsichih, Taipei Hsien 221,
Taiwan, R.O.C.

Title Block Diagram			
Size A3	Document Number Acer Flamingo	Rev SB	
Date: Thursday, July 05, 2001	Sheet 1	of 38	

SO-DIMM*2

PAGE:10

(133M)
MEM BUS

Almador-M
GMCH
Version : A4

PAGE:7~9

HOST BUS (133M)

(66M)
AGP 4X

RAM BUFFER
(2*32bit)*2

VGA
ATI Mobility
M6S
version:

PAGE:11~12

CRT

PAGE:13

LCD

PAGE:13

DOCK V

TV OUT

ATA100

PRIMARY EIDE
HDD

PAGE:18

HOT PLUG

SECONDARY EIDE
CDROM

PAGE:18

USB 1.0X2

PAGE:19

ICH3-M

Version :

PAGE:15~17

HUB I/F (66M)

LAN
82562EM

PAGE:20

PCI BUS (33M)

DOCK V

QSW

POWER SW
MIC2564A

PAGE:22

CARDBUS
OZ6933T

PAGE:21

CARDBUS
SLOT A,B

PAGE:22

AC-Link

LPC BUS (33M)

LINE IN

AC'97 CODEC
ALC200

PAGE:23

MODEM
Daughter
Card

PAGE:19

SMsC
SIO
LPC47N267

PAGE:27

KBC
M38859

PAGE:26

FWH
82802AB

PAGE:29

LPC DEBUG
CONN.

PAGE:29

INT.SPKR

OP AMP
APA2020

PAGE:25

VR

MIC

FIR

PAGE:27

FLOPPY

PAGE:18

PRINTER

PAGE:28

SERIAL

PAGE:28

FINGER
PRINTER

PAGE:27

TOUCH PAD

PAGE:28

INT. KB

PAGE:26

PS/2 CONN


PAGE:26


Acer Flmanigo History

Rev. 0.1 : Jun. /1 / 2001 for PCB team placement



<http://mycomp.su/x/>

Acer 		<i>Acer Incorporated</i> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
REVISION HISTORY			
Size A3	Document Number Acer Flamingo		Rev SB
Date:	Monday, May 14, 2001	Sheet	2 of 38









BGA479-SKT-2
62.10053.061



BGA479-SKT-2
62.10053.061



Decoupling Recommendation

VCC_CORE	Underneath balls on solder side	0.47uF * 24	Use 2-3 vias per pad for reduced inductance during layout	Freeza	0.1uF * 24	10uF / 6.3V * 12
	On the peripheral near balls	10uF / 6.3V * 10	Placement should be near processor for all		10uF / 10V * 10	10uF / 6.3V * 10 + 6 * NS
	Bulk Caps				220uF / 2.5V * 8	150uF / 4V * 12 + 2 * NS
VCCT	Place close to processor for all	1uF * 10	Use 2 vias per pad for reduced inductance during layout	Kodiak Ver. 0.5	1uF * 10	1uF * 10 + 2 * NS
	Bulk Caps				220uF / 2.5V * 2	150uF / 4V * 5 + 1 * NS

Almador-M Checklist Ver. 0.5 8/28

Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsichin, Taipei Hsien 221,
Taiwan, R.O.C.

Title CPU 2/2 CONFIGURATION

Size Document Number Custom



Date: Friday, July 13, 2001

Rev SB


Sheet 5 of 38




THERMAL SENSOR & FAN CONTROLLER

THERMDP1/THERMDN ON THE SAME LAYER
THERMDP2/THERMDN ON THE SAME LAYER




PULLUP RESISTOR<1"FROM ITP PORT PINS





 		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GMCH (2/3)			
Size A3	Document Number		Rev
Acer Flamingo		SB	
Date:	Printed: July 13, 2001	Sheet:	8 of 28



Decoupling Recommendation


Freeza

Kodiak Ver. 0.5

	Decoupling Caps				
V1.2S_GMCH	Decoupling Caps	0.1uF * 20	Distribute as close as possible to GMCH-M processor Quadrant	0.1uF * 20	1uF * 20
	Bulk Caps	68pF * 1		100uF / 10V * 2	150uF / 4V * 5 + 1 * NS
V1.2S_GMCHCORE	Decoupling Caps	0.1uF * 40	Close to VDD_LM, near pins AE15 and AE16 on Almador	68pF * 1	1uF * 40
	Bulk Caps				150uF / 4V * 10 + 1 * NS
V1.5S_GMCH	Decoupling Caps	0.1uF * 9	Distribute as close as possible to GMCH-M AGP/DVO Quadrant	0.1uF * 8	0.1uF * 9
	Bulk Caps	82pF * 4		0.01uF * 3	82pF * 4
				10uF / 10V * 1	
V1.8S_GMCH	Decoupling Caps	0.1uF * 4 + 4	Distribute as close as possible to GMCH-M Local Memory Quadrant	100uF / 10V * 1	22uF / 20V * 1
	Bulk Caps	82pF * 2	Additional 4 * 0.1uF shall be distributed as close as possible to VCCPCHOS LM	0.1uF * 2	0.1uF * 4 + 2
					82pF * 2
					22uF / 20V * 2
V3_GMCH	Decoupling Caps	0.1uF * 12 + 2	Distribute as close as possible to GMCH-M System Memory Quadrant		68uF / 10V * 5
	Bulk Caps	82pF * 4	Additional 4 * 0.1uF shall be distributed as close as possible to IO Quadrant	0.1uF * 20	0.1uF * 12 + 2
				100uF / 10V * 1	82pF * 4
					22uF / 20V * 2


Almador-M Checklist Ver. 0.5 8/28

HUB INTERFACE REF 1/2*1.8V



Layout Note:
Place divider pair in middle of bus.
Place capacitors near GMCH.

SYSTEM MEMORY REF 0.55V







Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsinchu, Taipei Hsien 221,
Taiwan, R.O.C.

Title				
GMCH(3/3)				
Size	Document Number			Rev
Custom	Acer Flamingo			SB
Date:	Friday, July 13, 2001	Sheet	9 of 38	


7 M_RMA[0..12] 7 M_RCAS# 7 M_RRAS# 7 M_BA0 7 M_CSH[0..3] 7 M_BA1 7 M_DQM[0..7] 7 M_RBMWE# 7 M_CKE[0..3]

(Normal Type)


(Reverse Type)




NOTE: NETWORK RESISTOR NEAR GMCH < 1.5 inch.



LCD






CRT




Layout Note:
Must be a ground return path between this ground and the ground on the VGA connector.

37.4_1% resistors must be placed after RGB pi filter ,near CRT connector.






RTC





NO. 23.20023.121
BAT

POWER SWITCH




COVER SWITCH



Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsichih, Taipei Hsien 221,
Taiwan, R.O.C.

Title			
PWR SW/LCD PWR/RTC			
Size	Document Number		Rev
A3	Acer Flmanigo		S
Date	Friday, July 13, 2001		Sheet 14 of 38

PCI I/F Pullups



ICH3-M

PART A

U55A ICH3-M-U

System Management I/F

SM_INTRUDER#

SMLINK0

SMLINK1

SMB_CLK

SMB_DATA

SMB_ALERT#/GPIO1

CPU_A20GATE

CPU_A20M#

CPU_DPLSP#

CPU_FERR#

CPU_IGNNE#

CPU_INTR#

CPU_NMI

CPU_PWRGOOD

CPU_RCN#

CPU_SLP#

CPU_STPCLK#

HL_0

HL_1

HL_2

HL_3

HL_4

HL_5

HL_6

HL_7

HL_8

HL_9

HL_10

CLK66 ICH

HUB_PAR

HI_STB

HI_STB#

HUB_RCOMP

HUB_VREF

HUB_VSWING

INT_APICCLK

INT_APICD0

INT_PIRQA#

INT_PIRQB#

INT_PIRQC#

INT_PIRQD#

INT_PIRQA#/GPIO2

INT_PIRQB#/GPIO3

INT_PIRQC#/GPIO4

INT_PIRQD#/GPIO5

INT_IRQ14

INT_IRQ15

INT_SERIRQ

EEP_CS

EEP_DIN

EEP_DOUT

EEP_SHCLK

LAN_RXD0

LAN_RXD1

LAN_RXD2

LAN_TXD0

LAN_TXD1

LAN_TXD2

LAN_CLK

LAN_RST

LAN_RSTSYNC

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20

LAN_TXD2 20

LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

LAN_RXD0 20

LAN_RXD1 20

LAN_RXD2 20

LAN_TXD0 20

LAN_TXD1 20


LAN_TXD2 20


LAN_CLK 20

LAN_RST 20

LAN_RSTSYNC 20

BIOS NOTE:
BIOS should disable PM_STPCPU# on CK_Titan.
(Use H DPSLP# instead)





ICH3 H/W Pin Straps

FM-1882

AC_SDOUT	SAFE MODE	Rising Edge of PWROK	This signal has a weak int. pull-down. If the signal is sampled high, the ICH3 will set the CPU speed strap pins for safe mode.
EE_DOUT	Reserved		System designers should include a placeholder for a pull-down resistor on EE_DOUT but do not populate the resistor.
GNT[A]#	TOP-SWAP OVERRIDE	Rising Edge of PWROK	This signal has a weak int. pull-up. If the signal is sampled low, this indicates that the system is strapped to the "TOP-SWAP" mode (ICH3 will invert A16 for all cycles targeting FWH BIOS spacing). Note that SW will not be able to clear the Top-Swap bit until the system is rebooted w/o GNT[A]# being pulled down.
DPRSLPVR	HUB INTERFACE TERMINATION SCHEME (PARALLEL vs. SOURCE)	Rising Edge of PWROK	If this signal is sampled low (default due to weak int. pull-down), the termination scheme will be set to source. If this signal is sampled high (via an ext. pull-up to Vcc1_8), the termination scheme will be set to parallel.
SPKR	NO REBOOT	Rising Edge of PWROK	This signal has a weak int. pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (ICH3 will disable the TXO Timer system reboot feature).

ICH3-M VSS

A1	VSS0	VSS51	K23
A13	VSS1	VSS52	L3
A16	VSS2	VSS53	L10
A17	VSS3	VSS54	L11
A20	VSS4	VSS55	L12
A23	VSS5	VSS56	L13
B8	VSS6	VSS57	L14
B10	VSS7	VSS58	L21
B13	VSS8	VSS59	L23
B14	VSS9	VSS60	M12
B15	VSS10	VSS61	M13
B18	VSS11	VSS62	M20
B19	VSS12	VSS63	M22
B20	VSS13	VSS64	N5
B22	VSS14	VSS65	N10
C3	VSS15	VSS66	N11
C6	VSS16	VSS67	N12
F19	VSS17	VSS68	N13
C14	VSS18	VSS69	N14
C15	VSS19	VSS70	N21
C16	VSS20	VSS71	N23
C17	VSS21	VSS72	P11
C19	VSS22	VSS73	P13
C20	VSS23	VSS74	P20
C21	VSS24	VSS75	P22
C22	VSS25	VSS76	R3
D9	VSS26	VSS77	R5
D13	VSS27	VSS78	R21
D16	VSS28	VSS79	R23
D17	VSS29	VSS80	T4
D20	VSS30	VSS81	T20
D21	VSS31	VSS82	T22
D22	VSS32	VSS83	V3
E5	VSS33	VSS84	AC23
E14	VSS34	VSS85	V20
E15	VSS35	VSS86	W6
E18	VSS36	VSS87	W7
F22	VSS37	VSS88	W10
E19	VSS38	VSS89	W14
E20	VSS39	VSS90	W18
F22	VSS40	VSS91	W22
G3	VSS41	VSS92	Y8
G20	VSS42	VSS93	AA3
H19	VSS43	VSS94	AA8
AA22	VSS44	VSS95	AA12
J5	VSS45	VSS96	AA16
K11	VSS46	VSS97	AA20
K13	VSS47	VSS98	AB8
K20	VSS48	VSS99	AC1
K21	VSS49	VSS100	AC8
K22	VSS50	VSS101	

Decoupling Recommendation

+1.5V	0.1uF * 2 1uF / 16V * 1
+1.8V	0.1uF * 5 47pF * 2
+1.8VSB	0.1uF * 3
1.8V_ICHLAN	0.1uF * 2
+3.3V	0.1uF * 13 47pF * 5
+3.3VSB	0.1uF * 8
3.3V_ICHLAN	0.1uF * 2 47pF * 1


From Kris 8/10




Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsichih, Taipei Hsien 221,
Taiwan, R.O.C.

Title	ICH3-M (1/3) PCI/SM/CPU/HUB/LINK/INT/EEPROM/LAN I/F		
Size	Document Number	Acer Flmanigo	Rev SB
Date:	Friday, July 13, 2001	Sheet	17 of 38


HDD




FDD



CDROM




	ID1	ID2
CD_ROM	1	1
HDD	1	0




Filtering RC network located near ICH3-M
FPET7 Elec. P3-14

USB Common mode choke
MURATA
PLW3216S900SQ2




Filtering RC network located near ICH3-M
FPET7 Elec. P3-14

USB Common mode choke
MURATA
PLW3216S900SQ2




23 MOD_AUDIO_OUT
Voice Modem

16 ICH_AC_DOUT
16 ICH_AC_RST#





MDC




FLAMINGO


Upper = Slot0 / Signal A = Conn B

Lower = Slot1 / Signal B = Conn A






LINE IN




LINE OUT





All 33pF capacitors are used for EMI concern

MIC




VR








SERIAL PORT



TOUCH PAD




PRINTER PORT




CHECK PULL HIGH

Figure 10 shows the pin connections for the SRN10K-2. It consists of two pin headers, RN34 and RN33, connected to a common ground. RN34 has pins 1-4 connected to FWH FGP2, FWH FGP3, FWH FGP4, and SELECT FWH respectively. RN33 has pins 1-4 connected to FWH FGP1, FWH FGP10, FWH FGP9, and FWH FGP8 respectively. Both headers are connected to a common ground.



A15	(B1)
A14	(B2)
⋮	⋮
A2	(B14)
A1	(B15)


GOLDEN FINGER FOR DEBUG BOARD



Mode	Tualitin	Copermine-T	Celeron-T
PERFORMANCE	1.40V	1.70V	1.70V
BATTERY	1.15V	1.35V	1.35V
Deep Sleep	0.85V	Non	Non

D4	D3	D2	D1	D0	
0	0	0	0	1	1.70V
0	0	1	0	1	1.50V
0	0	1	1	1	1.40V
0	1	0	0	1	1.30V
0	1	0	1	0	1.25V
0	1	1	0	0	1.15V

S1	S0	
REF	REF	0.850V
REF	FLOAT	0.825V
REF	VCC	0.800V
FLOAT	FLOAT	0.725V
FLOAT	VCC	0.700V
VCC	FLOAT	0.625V



TRUE TABLE

BE#	BX	A0~A4	B0~B4
H	X	HIGH-Z	HIGH-Z
L	L	C0~C4	D0~D4
L	H	D0~D4	C0~C4

Offset Truth Table

PM_DPRSLPVR	CC_DPSLP#	ICH_GMUXSEL	Voffset
1	X	X	0mV
0	0	0	-59mV
0	0	1	-52mV
0	1	0	-29mV
0	1	1	-3mV

Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsichih, Taipei Hsien 221,
Taiwan, R.O.C.

File: CPU VCORE

Size: Document Number

Custom: Acer Flamingo

Date: Friday, July 13, 2001

Rev: SB

Sheet: 30 of 38

1.8V

SUMIDA CDRH6D38_6R2
6.2uH, 20mOHM, 2.5A
6.7*6.7*4

Rdown=50K
Rup=Rdown*(Vout/Vref-1)
Vref=1.1V
Vout=1.814V

VCC_IO_CPU

SB
 $V_{out} = 1.25V$

allows the 1.8VSUS and 3VSUS to track each other

I max = 120 mA

>1.6V: High
<0.8V: Low

I max = 120 mA

Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsichih, Taipei Hsien 221,
Taiwan, R.O.C.

Title		CPUIO, 1.5V, 1.8V, 1.2V
Size A3	Document Number	Rev SB
Date:	Fridav, Julv 13, 2001	Sheet 31 of 38

$V_{out} = V_{fb} (1 + R_{up}/R_{down})$
 $V_{fb} = 1.0V$
 $V_{out} = 1.33V$

Acer			Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
CPUIO, 1.5V, 1.8V, 1.2V					
Size	Document Number				Rev
A3	Acer Flamingo				SB
Date:	Friday, July 13, 2001		Sheet	31	of 38

[illegible]

Date: Friday, July 13, 2001				Sheet	31	of	38
-----------------------------	--	--	--	-------	----	----	----



CHKPW






	Enable	Disable
SW1-1	ON	OFF

BIOS Bootblock erasable


	Enable	Disable
SW1-2	ON	OFF

Keyboard matrix


	US	Jap	Europe	US international
SW1-3	OFF	ON	OFF	OFF
SW1-4	OFF	OFF	ON	OFF



(CHANGE TO TSSOP PACKAGE)




P_IRQG#
P_IRQH#
AD28
P_REQ#0
P_GNT#0
P_IRQG#
P_IRQH#



RI don't support !


- (STEP 1) SYSTEM CONTACT TO DOCK (GPIO[16] / DK_IN_5)
- (STEP 2) TURN ON POWER (GPIO[14] / DK_PWR_ON_5) (POWER MOS AT DOCKING SIDE)
- (STEP 3) CLK GEN. TURN ON DK_PCICLK (KBC P61 / DK_CLK_ON#_3)
- (STEP 4) GPO GENERATE PCIRST# (KBC P63 / DK_PCIRST)
- (STEP5) TURN ON Q-SW




From ICH

From DOCK

Acer Incorporated	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DOCK (1/2)	
Size	Document Number
A3	Acer Flamingo
Date:	Monday, July 16, 2001
Sheet	34 of 38
Rev	SB





NEAR CPU

TP23 TPAD30
ZZ.PAD30.XXX CC_SMI# 15

NEAR GMCH

NEAR VGA

TP22 TPAD30
ZZ.PAD30.XXX VGA_MEM_CS1# 12

NEAR ICH3-M

TP24 TPAD30
ZZ.PAD30.XXX P_IRQC# 15 15 P_REQ#2 TP25 TPAD30
ZZ.PAD30.XXX
TP26 TPAD30
ZZ.PAD30.XXX P_IRQE# 15 15 P_REQ#3 TP27 TPAD30
ZZ.PAD30.XXX
TP28 TPAD30
ZZ.PAD30.XXX P_IRQF# 15 15 P_REQ#4 TP29 TPAD30
ZZ.PAD30.XXX
15 P_GNT#2 TP30 TPAD30
ZZ.PAD30.XXX
15 P_GNT#3 TP31 TPAD30
ZZ.PAD30.XXX
15 P_GNT#4 TP32 TPAD30
ZZ.PAD30.XXX

NEAR IEEE1394

NEAR CARDBUS



Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsichlin, Taipei Hsien 221,
Taiwan, R.O.C.

Title

TEST POINT

Size
A3

Document Number

Acer Flamingo

Rev
SB

Date: Friday, July 13, 2001

Sheet 37 of 38

