


2007/12/20

更多图纸请访问: bbs.wxliu.com



Rocky 40/50 Schematic Index



Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR III S0-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-ICS9LPRS365BGLFT
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	LAN_RTL811C***
34	RJ45***
35	MDC***
36	CODEC-CX20561
37	AUDIO_AMP-G1431F2U
38	MICROPHONE & SPEAKER CONN
39	DSP***
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	IEEE1394A & 4 IN1 CON
43	NewCard PWR SW & CON***
44	Debug
45	CRT
46	LVDS & INVERTER CONNECTOR
47	TV OUT CONN***
50	THER SENSOR & FAN
51	HDD & CDROM
52	USB Port x 2
53	IO BOARD
54	PORT Docking***
55	Super I/O & FIR
56	LED
57	DISCHARGE
58	SMS
60	DC power jack, Batter conn.
61	Blue Tooth
62	TPM***
65	MDC NUT & Hinksink NUT***
66	E-SATA***
68	XDP***
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.8VS & VCCP
83	POWER_I/O_DDR & VTT
84	POWER_I/O_***
85	PWR_VGA_CORE & 1.1V
87	POWER_SHUTDOWN#
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART



ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	GPI	PM_SYNC#	+3VS
GPIO 01	GPI	-	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#	+3VS
GPIO 06	GPI		+3VS
GPIO 07	GPI		+3VS
GPIO 08	GPI	EXT_SMI#	+3VSUS
GPIO 09	Native	UWB_ON	+3VSUS
GPIO 10	GPI	-	+3VSUS
GPIO 11	Native	EXT_SCI#	+3VSUS
GPIO 12	GP0	-	+3VSUS
GPIO 13	GPI	CB_SD#	+3VSUS
GPIO 14	GPI	RTLAN_DSM#	+3VSUS
GPIO 15	Native	-	+3VSUS
GPIO 16	Native	PM DPRSLPVR	+3VS
GPIO 17	GPI	WLAN_LED	+3VS
GPIO 18	GP0	-	+3VS
GPIO 19	GPI	-	+3VS
GPIO 20	GP0	-	+3VS
GPIO 21	GPI	-	+3VS
GPIO 22	GPI	BT_DET#	+3VS
GPIO 23	Native	-	+3VS
GPIO 24	GP0	WLAN_ON	+3VSUS
GPIO 25	Native	-	+3VSUS
GPIO 26	Native	-	+3VSUS
GPIO 27	GP0	BT_ON	+3VSUS
GPIO 28	GP0	-	+3VSUS
GPIO 29	Native	USB_OC5#	+3VSUS
GPIO 30	Native	USB_OC6#	+3VSUS
GPIO 31	Native	USB_OC7#	+3VSUS
GPIO 32	GP0	-	+3VS
GPIO 33	GP0	-	+3VS
GPIO 34	GP0	-	+3VS
GPIO 35	GP0	CLK_SATA_REQ#	+3VS
GPIO 36	GPI	-	+3VS
GPIO 37	GPI	PCB_ID0	+3VS
GPIO 38	GPI	PCB_ID1	+3VS
GPIO 39	GPI	PCB_ID2	+3VS
GPIO 40	Native	USB_OC1#	+3VSUS
GPIO 41	Native	USB_OC2#	+3VSUS
GPIO 42	Native	USB_OC3#	+3VSUS
GPIO 43	Native	USB_OC4#	+3VSUS
GPIO 44	Native	USB_OC8#	N/A
GPIO 45	Native	USB_OC9#	N/A
GPIO 46	Native	USB_OC10#	N/A
GPIO 47	Native	USB_OC11#	N/A
GPIO 48	GPI	-	+3VS
GPIO 49	GP0	GPU_RST#	+3VS
GPIO 50	Native	PCI_REQ#1	+3VS
GPIO 51	Native	-	+3VS
GPIO 52	Native	PCI_REQ#2	+3VS
GPIO 53	Native	-	+3VS
GPIO 54	Native	PCI_REQ#3	+3VS
GPIO 55	Native	-	+3VS
GPIO 56	GPI	-	+3VSUS
GPIO 57	GPI	-	+3VSUS
GPIO 58	GPI	-	+3VSUS
GPIO 59	Native	USB_OC0#	+3VSUS
GPIO 60	Native	RTLAN_DSM_EN	+3VSUS

EC GPIO	Use As	Signal Name	Power
GPA0	GP0	PWR_LED#	
GPA1	GP0	CHG_LED#	
GPA2	GP0	BATSEL_3S#	
GPA3	-	NOVO_CARE_LED#	
GPA4	GP0	LCD_BL_PWM	
GPA5	GP0	FAN_PWM	
GPA6	GP0	-	
GPA7	GP0	-	
GPB0	GP0	CHG_EN#	
GPB1	GP0	PRECHG	
GPB2	GPI	-	
GPB3	ALT	SMB0_CLK	
GPB4	ALT	SMB0_DAT	
GPB5	OD	A20GATE	
GPB6	OD	RCIN#	
GPB7	GP0	PM_RSMRST#	
GPC0	GPI	-	
GPC1	ALT	SMB1_CLK	
GPC2	ALT	SMB1_DAT	
GPC3	GP0	PM_PWRBTN#	
GPC4	ALT	AC_IN_OC#	
GPC5	GP0	OP_SD#	
GPC6	ALT	BAT1_IN_OC#	
GPC7	GP0	RF0N_SW#	
GPD0	GPI	PWRLIMIT#	
GPD1	ALT	PM_SUSC#	
GPD2	ALT	BUF_PLT_RST#	
GPD3	OD	EXT_SCI#	
GPD4	OD	EXT_SMI#	
GPD5	GP0	LCD_BACKOFF#	
GPD6	ALT	FAN0_TACH	
GPD7	GPI	-	
GPE0	GP0	VSUS_ON	
GPE1	GP0	SUSC_EC#	
GPE2	GP0	SUSB_EC#	
GPE3	GP0	CPU_VRON	
GPE4	ALT	PWR_SW#	
GPE5	ALT	-	
GPE6	GPI	LID_SW#	
GPE7	GP0	MEDIA_KEY#	
GPF0	GPI	-	
GPF1	GPI	NOVO_CARE#	
GPF2	ALT	TP1_CLK	
GPF3	ALT	TP1_DAT	
GPF4	ALT	TP_CLK	
GPF5	ALT	TP_DAT	
GPF6	GP0	THRO_CPU	
GPF7	GP0	SUSPEND_LED#	
GPG0	GPI	PM_THERM#_EC	
GPG1	ALT	PM_SUSB#	
GPG2	GP0	BAT1_CNT2#	
-	-	-	
-	-	-	



[illegible]

+V CORE 5,80
+VCCP_CPU 3,5
+1.5VS 14,23,53,57,59,82





+VCCP Decoupling Capacitor (Place near CPU)



Thermal Trip signal(From CPU to ICH-9M and sequence)

+3VS  +3VS 3,8,11,14,15,20,22,23,24,25,29,30,31,40,41,45,46,48,50,51,53,57,58,59,61,70,74,75,91,92
+1.8V  +1.8V 8,9,11,13,83,91
M_VREF_MCH  M_VREF_MCH 8,9,11

SMBus Slave Address:A0H

temp_5886_t101
(12G025M22000LVwith 12G025C2200WLV
co-lay symbol)

SMBus Slave Address: A0H

Place near SO-DIMM_0

Layout Note: Place these caps near SO DIMM 0

Layout Note: Place these Caps near SO DIMM 0

PLACE NEAR SO-DIMM_0 / SO-DIMM_1




Layout Note: Place these caps near SO DIMM 0

VREF -> 10/10 mils






SO-DIMM 0 is placed nearer the
GMCH than SO-DIMM 1

+3VS  +3VS 3,7,11,14,15,20,22,23,24,25,29,30,31,40,41,45,46,48,50,51,53,57,58,59,61,70,74,75,91,92
+1.8V  +1.8V 7,9,11,13,83,91
M_VREF_MCH  M_VREF_MCH 7,9,11



temp_5886_tI02
(12G025032005LV with 12G025022004LV
CO-LAY symbol)



+5V 44,56,57,91
+1.8V 7,8,11,13,83,91
M_VREF_MCH 7,8,11
+0.9VS 83





Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS



+VCCP


R1001
24.90hm
1%

5,11,13,14,20,23,29,80,82



+VCCP

R1008
1K0hm
1%



CAP 0.1u within 100 mils from GMCH

U1001A

H_D#0	F2	H_D#_0
H_D#1	G8	H_D#_1
H_D#2	F8	H_D#_2
H_D#3	E6	H_D#_3
H_D#4	G2	H_D#_4
H_D#5	H6	H_D#_5
H_D#6	H2	H_D#_6
H_D#7	F6	H_D#_7
H_D#8	D4	H_D#_8
H_D#9	H3	H_D#_9
H_D#10	M9	H_D#_10
H_D#11	M11	H_D#_11
H_D#12	J1	H_D#_12
H_D#13	J2	H_D#_13
H_D#14	N12	H_D#_14
H_D#15	J6	H_D#_15
H_D#16	P2	H_D#_16
H_D#17	L2	H_D#_17
H_D#18	R2	H_D#_18
H_D#19	N9	H_D#_19
H_D#20	L6	H_D#_20
H_D#21	M5	H_D#_21
H_D#22	J3	H_D#_22
H_D#23	N2	H_D#_23
H_D#24	R1	H_D#_24
H_D#25	N5	H_D#_25
H_D#26	N6	H_D#_26
H_D#27	P13	H_D#_27
H_D#28	N8	H_D#_28
H_D#29	L7	H_D#_29
H_D#30	N10	H_D#_30
H_D#31	M3	H_D#_31
H_D#32	Y3	H_D#_32
H_D#33	AD14	H_D#_33
H_D#34	Y6	H_D#_34
H_D#35	Y10	H_D#_35
H_D#36	Y12	H_D#_36
H_D#37	Y14	H_D#_37
H_D#38	Y7	H_D#_38
H_D#39	W2	H_D#_39
H_D#40	AA8	H_D#_40
H_D#41	Y9	H_D#_41
H_D#42	AA13	H_D#_42
H_D#43	AA9	H_D#_43
H_D#44	AD11	H_D#_44
H_D#45	AD10	H_D#_45
H_D#46	AD13	H_D#_46
H_D#47	AE12	H_D#_47
H_D#48	AE9	H_D#_48
H_D#49	AA2	H_D#_49
H_D#50	AD8	H_D#_50
H_D#51	AA3	H_D#_51
H_D#52	AD3	H_D#_52
H_D#53	AD7	H_D#_53
H_D#54	AE14	H_D#_54
H_D#55	AF3	H_D#_55
H_D#56	AC1	H_D#_56
H_D#57	AE3	H_D#_57
H_D#58	AC3	H_D#_58
H_D#59	AE11	H_D#_59
H_D#60	AE8	H_D#_60
H_D#61	AG2	H_D#_61
H_D#62	AD6	H_D#_62
H_D#63		H_D#_63

H_SWING C5
H_RCOMP E3

H_SWING
H_RCOMP

HOST

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	F17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	A17	H_A#23
H_A#_24	B17	H_A#24
H_A#_25	L16	H_A#25
H_A#_26	C21	H_A#26
H_A#_27	J17	H_A#27
H_A#_28	H20	H_A#28
H_A#_29	B18	H_A#29
H_A#_30	K17	H_A#30
H_A#_31	B20	H_A#31
H_A#_32	F21	H_A#32
H_A#_33	K21	H_A#33
H_A#_34	L20	H_A#34
H_A#_35		H_A#35

H_ADS#	H12	H_ADS#	3
H_ADSTB#_0	B16	H_ADSTB#_0	3
H_ADSTB#_1	G17	H_ADSTB#_1	3
H_BNR#	A9	H_BNR#	3
H_BPR#	F11	H_BPR#	3
H_BREQ#	G12	H_BREQ#	3
H_DEFER#	E9	H_DEFER#	3
H_DBSY#	B10	H_DBSY#	3
HPLL_CLK	AH7	CLK_MCH_BCLK	29
HPLL_CLK	AH6	CLK_MCH_BCLK	29
H_DPWR#	J11	H_DPWR#	3
H_DRDY#	F9	H_DRDY#	3
H_HIT#	H9	H_HIT#	3
H_HITM#	E12	H_HITM#	3
H_LOCK#	H11	H_LOCK#	3
H_TRDY#	C9	H_TRDY#	3

H_DINV#_0	J8	H_DINV#_0	3
H_DINV#_1	L3	H_DINV#_1	3
H_DINV#_2	Y13	H_DINV#_2	3
H_DINV#_3	Y1	H_DINV#_3	3

H_DSTBN#_0	L10	H_DSTBN#_0	3
H_DSTBN#_1	M7	H_DSTBN#_1	3
H_DSTBN#_2	AA5	H_DSTBN#_2	3
H_DSTBN#_3	AE6	H_DSTBN#_3	3

H_DSTBP#_0	L9	H_DSTBP#_0	3
H_DSTBP#_1	M8	H_DSTBP#_1	3
H_DSTBP#_2	AA6	H_DSTBP#_2	3
H_DSTBP#_3	AE5	H_DSTBP#_3	3


H_REQ#_0	B15	H_REQ#_0	
H_REQ#_1	K13	H_REQ#_1	
H_REQ#_2	E13	H_REQ#_2	
H_REQ#_3	B13	H_REQ#_3	
H_REQ#_4	B14	H_REQ#_4	


H_RS#_0	B6	H_RS#_0	3
H_RS#_1	F12	H_RS#_1	3
H_RS#_2	C8	H_RS#_2	3


3 H_A#[35:3] H_A#[35:3]

3 H_REQ#[4:0] H_REQ#[4:0]

3 H_D#[63:0] H_D#[63:0]







POWER


VCC SM

VCC GFX NCTF




Max: 6327mA

VCC GFX

VCC SM LF




Close to GMCH




VCC CORE

POWER


VCC NCTF




CANTIGA_CHIPSET



Route VCC_AGX_SENSE and
VSS_AGX_SENSE differentially.






CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality


CFG9 : PCIE GRAPHIC LANE
LOW = Reverse Lanes
HIGH = Normal Operation (Default)

CFG16 : FSB Dynamic ODT
HIGH = Enable (Default)
LOW = Disable




CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)



CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational (Default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port




U1001I
CANTIGA_CHIPSET

U1001J
CANTIGA_CHIPSET







+3VS +3VS 3,7,8,11,14,20,22,23,24,25,29,30,31,40,41,45,46,48,50,51,52

5	4	3	2	1
D				
C				
B				
A				


		Title : ***	
Engineer: Tina Lee			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date: Monday, December 17, 2007		Sheet	18 of 94




VccSus1_05, VccSus1_5, VccCL1_5 &
VccLAN1_05, VccCL1_05 Internal VR
High = Enable (Default)
Low = Disable




[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap
00 = Reserved
01 = Enter XOR Chain
10 = Normal Operation (Default)
11 = Set PCIe Port Config Bit 1





ICH9-M



NEWCARD,
SMALL BOARD(WLAN)

CLOCK GEN
SO-DIMM0, SO-DIMM1


NEWCARD,
SMALL BOARD(WLAN)

CLOCK GEN
SO-DIMM0, SO-DIMM1

+12VSUS		+12VSUS	52,81,91
+12VS		+12VS	45,91
+3VA		+3VA	20,30,31,53,57,81
+3VSUS		+3VSUS	20,21,22,23,25,30,37,53,81,88,91,92
+3VS		+3VS	3,7,8,11,14,15,20,22,23,25,29,30,31,40,41,45,46,48,50,51,53,57,58,59,61,70,74,75,91,92


Don't support iAMT
Remove ME-EC SMBus.

EC





SB

EC



THERMAL IC
G781, G781-1




		Title : SPI ROM	
		Engineer: Tina Lee	
Size Custom	Project Name Rocky 40/50		Rev 1.0
Date: Thursday, December 20, 2007		Sheet 25 of 94	



5	4	3	2	1
D				
C				
B				
A				

		Title :	
Engineer: Tina Lee			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date: Monday, December 17, 2007		Sheet	28 of 94

+VCCP ○ +VCCP 5,10,11,13,14,20,23,80,82
+3VS ○ +3VS 3,7,8,11,14,15,20,22,23,24,25,30,31,40,41,45,46,48,50,51,53,57,58,59,61,70,74,75,91,92





C2917, C2918, C2919 near CLK Gen.



		FSLC	FSLB	FSLA
BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	0	1	1
200	800	0	1	0
266	1066	0	0	0


C2921, C2922, C2923, C2924, C2925, C2926, C2927, C2928, C2929, C2930 near CLK Gen.



CR#_A	0 = SRC 0 1 = SRC 2	SATA
CR#_B	0 = SRC 1 1 = SRC 4	MCH
CR#_C	0 = SRC 0 1 = SRC 2	
CR#_D	0 = SRC 1 1 = SRC 4	
CR#_E	SRC 6	WLAN
CR#_F	SRC 8	LAN
CR#_G	SRC 9	New Card
CR#_H	SRC 10	Robson

Latched Input Select


0 = SRC 8
1 = CPU_I/P CLK 46, 47



27_Select=0,
pin#13/14=DOT96;
pin#17/18=LCD_SST;

Decide pin
13/14,17/18


27_Select=1,
pin#13/14=SRC0;
pin#17/18=27MHz non-spread SE clock;





For GM/GL, need to PD for 96MHz output.
For PM, need to PU for 27MHz output.

For Switch


PWR SWITCH




LID SWITCH



For Thermal Control Method




TOUCH PAD CONN




TP : Touch Pad
TP1: Track Point

TRACK POINT CONN



Keyboard Connector



Reserve for WWAN

5	4	3	2	1
D				
C				
B				
A				



Title :****


Engineer: Tina Lee

Size	Project Name	Rev
A4	Rocky 40/50	1.0



Date: Monday, December 17, 2007Sheet 33 of 94

5	4	3	2	1
D				
C				
B				
A				


		Title : MDC	
Engineer: <i>Tina Lee</i>			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007		Sheet	35 of 94




DePOP Circuit



JACK GND




SPEAKER AMP




GAIN0	GAIN1	Av(inv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

EXT MICROPHONE





Reserved the external MIC bias(T filter).


SPEAKER CONNECTOR








12G171010050LV
ACES/87213-0500G










Solve MS Duo Adaptor short problem


5	4	3	2	1
D				
C				
B				
A				

		Title : NEW CARD	
Engineer: Tina Lee			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date: Monday, December 17, 2007		Sheet	43 of 94


Block A





Block C





If don't support NewCard Debug Card,Pls do
(a) DNI all components of block A
(b) Mount Block C (RN5401,R6975)







PLACE ESD Diodes near VGA port






LVDS CNT



Power Switch for LCD Power



INVERTER CNT






5	4	3	2	1
D				
C				
B				
A				



Title : TV_OUT CON



Engineer: Tina Lee

Size A4	Project Name Rocky 40/50	Rev 1.0
Date: Monday, December 17, 2007		Sheet 47 of 94





HDMI CNT




12G241101935LV





Thermal Sensor






ODD CON





SATA HDD CON







IO BOARD


SMALL BOARD



For Media Control Board




Wireless Switch










	A	B	C	D	E
1					
2					
3					
4					
5					


			Title : Super I/O & FIR		
Engineer: Tina Lee					
Size A4		Project Name Rocky 40/50			Rev 1.0
Date: Monday, December 17, 2007				Sheet	55 of 94


LED CONN





Power Button CONN












DC IN CONN









Without Battery & Pull out Adapter

Battery CONN




Finger Print BOARD







For Fan Stand Off
C217B189D142 PTH (mirror/BOT)




For KB Stand Off
CT217B189D142 PTH (TOP)




For MLB Stand Off
CT217B236I162D142 PTH (BOT)




For HDD StandOff
(BOT) 5.5 PAD




For BTStandOff
(TOP) 5.5 PAD



MLB SCREW HOLE PTH



TOOLING HOLE




A	B	C	D	E
E				
D				
C				
B				
A				

		Title : E-SATA	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet 66 of 94		







5	4	3	2	1
D				
C				
B				
A				


		Title : XDP	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007		Sheet 68 of 94	










Power On Sequence
























TRANSITION CAPS FOR VSYNC & HSYNC



IO BOARD











IO BOARD



<Variant Name>

ASUS		Title : REALTEK 8111C	
ASUSTek COMPUTER INC		Engineer: Warren	
Size Custom	Project Name Rocky 50 IO Board	Rev 1.1	
Date: Thursday, December 20, 2007	Sheet 77	of 94	

IO BOARD



<Variant Name>

ASUS		Title : LAN-RJ45	
ASUSTek COMPUTER INC		Engineer: Warren	
Size Custom	Project Name Rocky 50 IO Board	Rev 1.1	
Date: Thursday, December 20, 2007		Sheet 78 of 94	



Title : History

Engineer: *Tina Lee*


Size
A

Project Name	Rocky 40/50
--------------	--------------------


Rev	1.0
-----	-----

Date: Monday, December 17, 2007 Sheet 79 of 94


+1.5VS / +VCCP POWER SUPPLY



+1.8V / +0.9VS POWER SUPPLY




<Variant Name>



VGA / +1.1V POWER SUPPLY

GPU_VID1	GPU_VID0	+GPU_VCORE
HIGH	HIGH	1.17V
HIGH	LOW	1.09V
LOW	LOW	0.90V
LOW	HIGH	1.17V



5	4	3	2	1
D				
C				
B				
A				

		Title : PWR_****	
<OrgName>		Engineer: Morris Tseng	
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007		Sheet	86 of 94

D

C

B

A



Title : POWER_SHUTDOWN#

<OrigName>

Engineer: Morris Tseng

Size

Custom

Project Name


Rocky 40/50

Rev


1.0

Date: Monday, December 17, 2007


Sheet 87 of 94




BATTERY IN DETECT




ADAPTER IN DETECT




SUSB#_PWR Load SW



SUSC#_PWR Load SW





Enable Signal



POWER GOOD DETECTOR







VR_VID0~VR_VID6, H_DPRSTP#,
MCH_OK, PM DPRSLPVR, PM_PSI#,
VCCSENSE, VSSSENSE, STP_CPU#