


Catalina M/B Block Diagram(Calpella)

<http://hobi-elektronika.net>



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title
Size Custom Document Number
Date: Tuesday, April 06, 2010

Block Diagram

Calpella M/B

Rev SA

Sheet 1 of 59


Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0


PCH Strapping


Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

N11M-GE Power Sequence




Power Sequence







Layout Notes:


Make sure that the stubs to the test points (CK_PWRGD, CLK_EN#, GEN_XTAL_OUT) in the layout are as short as possible on the high speed signals.



NOTE:
PCIe x16 reserve


62.10040.611
2nd = 62.10055.321






30pcs : 10uF 6.3V X5R

PROCESSOR CORE POWER
48A -->Arrandale



VCC_CORE



AUBURNDALE


1.1V RAIL POWER

CPU CORE SUPPLY

POWER

SENSE LINES

6 CP 9



1D05V_S0


1D05V_VTT


1D05V_S0


1D05V_VTT

The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V







D

D

C


C

B

B

A

A









Place these caps close to VTT1 and VTT2.

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x24




SO-DIMMB is placed farther from the Processor than SO-DIMMA

H =5.2mm 5.2mm REVERSE






SPI_CS#0, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"



CHECK PIN Define


INTVRMEN-Integrated SUS
1.1V VRM Enable
High - Enable internal VRs



Integrated VccSus1_05,VccSus1_5,VccCl1_5	
INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCl1_05	
LAN100_SLP	High=Enable Low=Disable





System BIOS Flash ROM

32Mbit
Main: MXIC









Pair	Device
0	USB0
1	<i>MINI1</i>
2	USB2
3	USB3
4	USB4
5	Touch panel
6	<i>Reserve</i>
7	<i>Reserve</i>
8	USB8
9	USB9
10	Reserve USB
11	<i>MINI2</i>
12	Bluetooth
13	Camera









GPIO8 has a weak(20K) internal pull up.
No need to have external pull down.
GPIO8 pin set to high at reset.

GPIO15 has a weak(20K) internal pull down.
No need to have external pull updown.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality


GPIO27 has a weak(20K) internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.

SB 1206


0126 (1A)






MB_ID1	MB_ID0	UMA
0	0	UMA
0	1	MADISON
1	0	PARK



Header color: RED	
1-2	NORMAL (DEFAULT)
2-3	CLR CMOS







<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
PCH(9/9)			
Size A3	Document Number	Rev	SA
Catalina			
Date: Tuesday, April 06, 2010		Sheet 22	of 59

CRT header for debug

<http://hobi-elektronika.net>

From PCH






17 PCH_HSYNC >> PCH_HSYNC
17 PCH_VSYNC >> PCH_VSYNC
17 PCH_DDCCLK >> PCH_DDCCLK
17 PCH_DDCDATA >> PCH_DDCDATA

17 PCH_RED >> PCH_RED
17 PCH_GREEN >> PCH_GREEN
17 PCH_BLUE >> PCH_BLUE

From MXM

52.58 MXM_HSYNC >> MXM_HSYNC
52.58 MXM_VSYNC >> MXM_VSYNC
52 MXM_DDCDATA >> MXM_DDCDATA
52 MXM_DDCCLK >> MXM_DDCCLK

52 MXM_RED >> MXM_RED
52 MXM_GREEN >> MXM_GREEN
52 MXM_BLUE >> MXM_BLUE












<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title
Size B Document Number
Date: Tuesday, April 06, 2010 Sheet 23 of 59
Rev SA

VGA header




Catalina




<http://hobi-elektronika.net/>




USB PORT Side 2 USB PORT (0/1)




<http://hobi-elektronika.net>



eSATA PORT



Touch panel



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB IO/eSATA/TP**

Size: Document Number: **Catalina** Rev: **SA**

Date: Tuesday, April 06, 2010 Sheet 25 of 59

CAMERA



<http://hobi-elektronika.net/>

<http://hobi-elektronika.net>

RF->Wireless KB/MS


REMOVE!!

SB 1204

Blue tooth




SB 1204



CD-ROM CONNECTOR


Check HD power(+12V) and connector type

Check connection!!




MAIN HDD Connector

Check connection!!







Lotes:20.81112.007

Molex: 20.80618.007




HDD Power Connector

Layout: Please put them together




Blue Tooth Power

Default=> High
S5=> Low






SB 1204




<Core Design>


緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD IF+USB device			
Size A3	Document Number		Rev
Catalina		SA	
Date	Tuesday, April 06, 2010	Sheet 26 of	59



Place near IC




Layout note
Keep LAN chip at least 1" from the RJ45



		Giga	100	10
Left LED	Link	Orange	Green	X
Right LED	Act	Blink	Blink	Blink


<http://hobi-elektronika.net/>





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
INTEL Gb LAN-WG82577LC			
Size	Document Number	Rev	
Custom	Catalina	SA	
Date:	Tuesday, April 06, 2010	Sheet	27 of 59




The schematic diagram illustrates the V3_CARD module's internal connections. At the top, a red circle labeled 'V3_CARD' is connected to a ground symbol. Below it, three capacitors are shown: C42 (100nF) connected to SCD1U10 pin 22Z; C45 (100nF) connected to SCD4U70 pin 22Z; and C62 (100nF) connected to SCD4U70 pin 10V52Z. The SCD1U10 chip is labeled 'SCD1U10 22Z-2GP' and the SCD4U70 chip is labeled 'SCD4U70 10V52Z-3GP'. Both chips are connected to a common ground. The diagram also shows connections for three CRIQ chips: CRIQ011 (pins 1 RS4, 2 GND, 3 R60), CRIQ07 (pins 1 RS5, 2 GND, 3 RS7), and CRIQ02 (pins 1 RS2, 2 GND, 3 RS3). The CRIQ chips are connected to various pins of the SCD1U10 and SCD4U70 chips, including pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766



Disable EEPROM function	Mount 4.7kohm
EEPROM Enable	Unmount



1221 (SC)





Close to FIRE1

TR0
ACM2012H-900-GP-DUM
TR0
69.10087.011 Murata
Chilisin


TR1
ACM2012H-900-GP-DUM
TR1
69.10087.011 Murata
Chilisin

If using 6pin CONN, please separate shielding GND and signal GND.

```
| XCPS Definition:
| For 6pin type of 1394, mount 1lkohm res to +12V.
| For 4pin type, unmount 1lkohm res.
| Both of type need mount 1lkohm to GND.
```



Near the chip




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


VT6325 1394/CARD READER

Size C	Document Number Catalina	Rev S
Date: Tuesday, April 06, 2010	Sheet 28 of 59	


TV-TUNER Card



Wireless Card(Present support EP/SP)



<http://hobi-elektronika.net/>



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINI CARD CONN(1/2) .			
Size B	Document Number		Rev
	Catalina		SA
Date:	Tuesday, April 06, 2010	Sheet 29 of	59

To PCH

14 ACZ_RST#_AUDIO >>> ACZ_RST#_AUDIO
14 ACZ_SYNC_AUDIO >>> ACZ_SYNC_AUDIO
14 ACZ_SDATAIN0 >>> ACZ_SDATAIN0
14 ACZ_BITCLK_AUDIO >>> ACZ_BITCLK_AUDIO
14 ACZ_SDATAOUT_AUDIO >>> ACZ_SDATAOUT_AUDIO
14 ACZ_SPKR >>> ACZ_SPKR

MIC JK IN

32 MIC_R_JACK >>> MIC_R_JACK
32 MIC_L_JACK >>> MIC_L_JACK

SPDIF


49 SPDIF <<< SPDIF

Jack Detect

32 MIC_IN_JD >>> MIC_IN_JD
32 HP_OUT_JD >>> HP_OUT_JD

AMP mute logic use

32 EAPD# <<< EAPD#



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserve			
Size B	Document Number		Rev
	Catalina		SA
Date: Tuesday, April 06, 2010	Sheet	31	of 59

MIC IN

30 MIC_L_JACK >>> MIC_L_JACK
30 MIC_R_JACK >>> MIC_R_JACK

HP OUT

30 ALC272_HP_OUT_L >>> ALC272_HP_OUT_L
30 ALC272_HP_OUT_R >>> ALC272_HP_OUT_R

JACK DETECT


30 MIC_IN_JD >>> MIC_IN_JD
30 HP_OUT_JD >>> HP_OUT_JD

30 EAPD# >>> EAPD#


47,48 TPA3113_SD# >>> TPA3113_SD#

LINE OUT to Scalar

30 PC_AUDIO_R >>> PC_AUDIO_R
30 PC_AUDIO_L >>> PC_AUDIO_L
47 PC_AUDIO_R_C >>> PC_AUDIO_R_C
47 PC_AUDIO_L_C >>> PC_AUDIO_L_C



Speaker Out (35/36) Placement Near Scalar



HP JACK (14/15)

Cehck Jack Spec

FRONT MIC JACK (21/22)

If use: 83.02025.0A1

<Core Design>



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
AUDIO HP JK/ MIC JK			
Size	Document Number	Rev	
A3		SA	
Date:	Tuesday, April 06, 2010	Sheet	32 of 59

Install N-Mos and Current-Limit Resistor when in S5 for power-saving.

```
SuperIO power monitoring inputs
Please set R value depend on what you need.
```




CPU FAN




<http://hobi-elektronika.net>


SYSTEM FAN




LPC DEBUG PORT




LIGHT BAR CONTROL



USB RESERVE



ODD REJECTION




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File			
Fan control			
Size	Document Number	Rev	SA
C			
Date: Tuesday, April 06, 2010			
Sheet 34 of 59			

Run Power



Reserved for Discharge




<Core Design>



+3VSB/+5VSB

84.04468.037 AO4468
Vgs @ 4.5V,
Id = 10A,
Rds(on) = 17.4-22mohm,
Qg = 9-12nC


84.04468.037 AO4468
Vgs @ 4.5V,
Id = 10A,
Rds(on) = 17.4-22mohm,
Qg = 9-12nC




http://hobi-elektronika.net/

<Core Design>


+1.05V(V_1D05_VTT)



+1.05V(V_1D05_PCH)



<Core Design>



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

1D8V POWER

Size
B


Document Number

Catalina

Rev
SA


Date: Tuesday, April 06, 2010

Sheet 40 of 59




For GPU Core and GPIO15/20 relationship as below:

VID1(GPIO20)	VID0(GPIO15)	Core
0	0	1.22V
0	1	1.02V
1	0	1.12V
1	1	0.92V




0.9V~1.2V@20A
OCP>30A

3D3V_S0 to 3D3V_DELAY Transfer




<http://hobi-elektronika.net>




Iout=1.5A

Vout= 1V_VGA




<http://hobi-elektronika.net/>



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	Document Number	Rev
1.8V REG/1V PCIE	Catalina	SA
Date: Tuesday, April 06, 2010	Sheet 43 of 59	



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

+12V

Size	Custom
------	--------

Document Number

Catalina

Rev


Date: Tuesday, April 06, 2010

Sheet 44 of 59

59

Adaptor in to generate DCBATOUT





Add alternate 84.01403.A37




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DC IN			
Size A4	Document Number		Rev
	Catalina		SA
Date:	Tuesday, April 06, 2010	Sheet	45 of 59

Mini PCIE holder



FAN holder



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Screw hole			
Size A4	Document Number	Rev	
	Catalina	SA	
Date:	Tuesday, April 06, 2010	Sheet	46 of 59

Touch Key

TOUCH_INT#
L: Touch any key
H: Normal

BT_RESET_IN# (Mechanical Key) BT_RESET_OUT#
L: BT_RESET_IN#
H: BT_RESET#

BL_CTL_OFF
Power ON: High (Default)
Touch: Low/High/Low...


LIGHT_BAR_ON#
LIGHT_BAR_OFF : High (Default)
Touch: Low/High/Low...

Touch_SMBDATA 29.4
Touch_SMBCLK 29.4

LCD_ID_0 47
LCD_ID_1 47
TOUCH_ID0 47


HP_DET_MUTE# 30
TOUCH_INT# 47

[1] 0401




SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE


GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36



[1] 0401




[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36


[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36


[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36


[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36


[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36


[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36


[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36


[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36

[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36

[1] 0401



SHUTDOWN	TPA3111D2
L (0V~0.6V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE

GAIN1	GAIN0	GAIN (dB)
0	0	20
1	0	26
0	1	32
1	1	36

The PLIMIT circuit sets a limit on the output peak-to-peak voltage. The limiting is done by limiting the duty cycle to fixed maximum value. This limit can be thought of as a "virtual" voltage rail which is lower than the supply rail connected to PVCC. This "virtual" rail is 4 times the voltage at the PLIMIT pin. This output voltage can be used to calculate the maximum output power for a given maximum input voltage and speaker impedance.


$$P_{out} = \frac{\left(\frac{R_s}{R_L + 2 \times R_s} \times V_p \right)^2}{2 \times R_L} \text{ for unclipped power}$$

Where:
 R_s is the total series resistance including $R_{DS(on)}$ and any resistance in the output filter.
 R_L is the load resistance.
 V_p is the peak amplitude of the output possible within the supply rail.
 $V_p = 4 \times \text{PLIMIT voltage if PLIMIT} < 4 \times V_p$
 $P_{out} (10\%THD) = 1.25 \times P_{out} (\text{unclipped})$

Table 2. PLIMIT Typical Operation

TEST CONDITIONS (1)	PLIMIT VOLTAGE	OUTPUT POWER (W)	OUTPUT VOLTAGE AMPLITUDE (V _{pk})
PVCC=24V, V _{in} =1Vrms, R _L =8Ω, Gain=26dB	1.62	5	14
PVCC=24V, V _{in} =1Vrms, R _L =8Ω, Gain=20dB	1.65	5	14.8
PVCC=12V, V _{in} =1Vrms, R _L =8Ω, Gain=26dB	1.75	5	15

Internal Speaker x 2



[1] 0319

SB 1204
SB 1208

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.

PANEL OUTPUT & AMP	
Size	Document Number
Custom	Catalina
Date: Tuesday, April 06, 2010	Sheet 48 of 59


REAR USB




LAN




HDMI OUT







HDMI IN



AV IN








http://hobi-elektronika.net



0126 (1A)

			POWER REGULATORS		
+3.3V	190	mA	VDDR3	60	mA
			A2VDD	130	mA
+0.95/+1V	33	A	VDDC	29	A
			VDDCI	4	A
+1.5V			VDDR1	TBD	
			MVDDQ/C		
+1.8V	1.384	A	VDD_CT	17	mA
			DP[F:A]_PVDD	20	mA
			DP[D:A]_VDD18	130	mA
			DP[F:E]_VDD18	130	mA
			SPV18	50	mA
			MPV18	150	mA
			DPLL_PVDD	75	mA
			PCIE_PVDD	40	mA
			PCIE_VDDR	400	mA
			TSVDD	5	mA
			VDDR4	TBD	
			AVDD	70	mA
			VDD1DI	45	mA
			VDD2DI	50	mA
			A2VDDQ	1.5	mA
+1.0V	1.42	A	DP[D:A]_VDD10	110	mA
			DP[F:E]_VDD10	110	mA
			SPV10	100	mA
			DPLL_VDDC	1.1	A
			PCIE_VDDC		

PCI E x16



[-1] 0401

<Core Design>

=====	}}} NV_HDMI_CLK=	24
=====	}}} NV_HDMI_CLK=	24
=====	}}} NV_HDMI_DATA#=	24
=====	}}} NV_HDMI_DATA#=	24
=====	}}} NV_HDMI_DATA1=	24
=====	}}} NV_HDMI_DATA1=	24
=====	}}} NV_HDMI_DATA2=	24
=====	}}} NV_HDMI_DATA2=	24
NV_HDMI_CLK	}}} NV_HDMI_CLK	24
NV_HDMI_DATA	}}} NV_HDMI_DATA	24
NV_HDMI_DETECT	}}} NV_HDMI_DETECT	24

```

58      GPI00 <==
58      GPI01 <==
58      GPI02 <==
58 GPU_SMEDAT <==
58 GPU_SMCLK <==
58      GPI05 <==

58      GPI08 <==
58      GPI09 <==

58      GPI011 <==
58      GPI012 <==
58      GPI013 <==

```

=====	HQSYNC	58
=====	V2SYNC	58

A 256MB MEMORY APERTURE SIZE
CAN BE DEFINED USING A SEPARATE
ROM OR STRAPPING

09/09/28
delete
do not need M


•Core Design


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei 10310, TAIWAN, R.O.C.

File			
ATI Mad IO			
Size	Document Number	Rev	
0	Catalina	S	




09/09/28
For dual-link TMDS, the associated power supply rails can
share the filters/decoupling capacitors.
We use single HDMI, share or ?
need check!








```
72.51G63.C0U gDDRIII 64M*16 800MHz VRAM 54nm (Orion die) FBGA96P HYNIX H5TQ1G63BFR-12C
72.41164.H0U gDDR3 64M*16 800MHz VRAM E die FBGA 96P SAMSUNG K4W1G1646E-HC12
```



```
72.51G63.C0U gDDRIII 64M*16 800MHz VRAM 54nm (Orion die) FBGA96P HYNIX H5TQ1G63BFR-12
72.41164.H0U gDDR3 64M*16 800MHz VRAM E die FBGA 96P SAMSUNG K4W1G1646E-HC12
```





	Manufacturer	Part Number	Size	CONFIG[2:0]
STRAP	FT Microelectronics	M25P05A	512 kbit	100

		HSYNC
STRAP	Audio for both DisplayPort and HDMI.	11
STRAP	Audio for DisplayPort and HDMI if dongle is detected	10

CONFIGURATION STRAPS			RECOMMENDED SETTINGS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	1
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
BIF_RX_PULL_CALIB_BP	GPIO21	BIF_RX_PULL_CALIB_BP	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	1
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	1 0 0
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
SMS_EN_HARD	H2SYNC		0
CCBYPASS	GENERICC		0
AUD[1]	HSYNC	built-in HDMI connector	1
AUD[0]	VSYN	Audio function present	1

AMD RESERVED CONFIGURATION STRAPS		
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO_28_TDO	GPIO21_BB_EN	

