

<http://hobi-elektronika.net>

**REVISION : -1 2008/12/18**


**Database:** XX.XXXXX.XXX

**Database PCB:**

**Revision:**

TOP \_\_\_\_\_  
GND/PWR \_\_\_\_\_  
L3-signal \_\_\_\_\_  
PWR \_\_\_\_\_  
GND/PWR \_\_\_\_\_  
L6-signal \_\_\_\_\_  
GND \_\_\_\_\_  
BOTTOM \_\_\_\_\_

|                                        |                     |    |
|----------------------------------------|---------------------|----|
| <b>SYSTEM DC/DC</b><br><b>TPS51120</b> |                     | 43 |
| <b>INPUTS</b>                          | <b>OUTPUTS</b>      |    |
| DCBATOUT                               | 5V_S5<br>3D3V_S5    |    |
| <b>SYSTEM DC/DC</b><br><b>TPS51124</b> |                     | 44 |
| <b>INPUTS</b>                          | <b>OUTPUTS</b>      |    |
| DCBATOUT                               | 1D5V_S3<br>1D05V_S0 |    |



| CPU DC/DC<br>ADP3208A <sup>46</sup> |          |
|-------------------------------------|----------|
| INPUTS                              | OUTPUTS  |
| DCBATOUT                            | VCC_CORE |

LT72

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                      |                           |            |           |
|----------------------|---------------------------|------------|-----------|
| Title                |                           |            |           |
| <b>Block Diagram</b> |                           |            |           |
| Size<br>A3           | Document Number           |            | Rev       |
|                      | <b>Bali</b>               |            | <b>-1</b> |
| Date:                | Friday, February 13, 2009 | Sheet 1 of | 52        |

## A ICH9M

| PIN NAME | POWER WELL   | USAGE           | AFTER PLTRST      | Notes                                      | PIH&PID          | Default value |
|----------|--------------|-----------------|-------------------|--------------------------------------------|------------------|---------------|
| GP100    | MAIN         |                 | GPI               |                                            |                  | High          |
| GP101    | MAIN         | LPC_SM*         | GPI               | Input LPC_IRQ Event Input (Low active)     |                  | High          |
| GP102    | MAIN         | IRQE*           | GPI               |                                            |                  | High          |
| GP103    | MAIN         | IRQFI*          | GPI               |                                            |                  | High          |
| GP104    | MAIN         | IRQGA*          | GPI               |                                            |                  | High          |
| GP105    | MAIN         | IRQHI*          | GPI               |                                            |                  | High          |
| GP106    | MAIN         | Touch_INT_SB    | GPI               | H Normal, L Enable                         |                  | High          |
| GP107    | MAIN         | CDR_REFECT_SB   | GPI               | H Normal, L Enable                         | CDR_REFECT_TOUCH | High          |
| GP108    | RESUME       |                 | GPO               |                                            |                  | High          |
| GP109    | RESUME       | NO              | Native(WOL_EN)    | check                                      |                  | High          |
| GP110    | RESUME       | NO              | GPI               |                                            |                  | High          |
| GP111    | RESUME       | OCPI#           | Native(SMBALERT#) |                                            |                  | High          |
| GP112    | RESUME       | NO              | GPO               |                                            |                  | Low           |
| GP113    | RESUME       | NO              | GPI               |                                            |                  | High          |
| GP114    | RESUME       | NO              | GPI               |                                            |                  | High          |
| GP115    | ---          | ---             | ---               | ---                                        | ---              | ---           |
| GP116    | MAIN         | DPRSLP_VR       | Native(DPRSLPVR)  | H Enable Internal PD 20k                   |                  | Low           |
| GP117    | MAIN         |                 | GPO               |                                            |                  | High          |
| GP118    | MAIN         |                 | GPO               | H Enable                                   |                  | High          |
| GP119    | MAIN         | Wireless LAN_EN | GPO               |                                            |                  | High          |
| GP120    | MAIN         |                 | GPO               | Internal PD 20k (CartPU)                   |                  | High          |
| GP121    | MAIN         |                 | GPO               |                                            |                  | High          |
| GP122    | MAIN         | TV_EN           | OD                |                                            |                  | High          |
| GP123    | MAIN         | NO              | Native(DRQ1#)     | Internal PD 20k                            |                  | High          |
| GP124    | RESUME       |                 | GPI               |                                            |                  | Low           |
| GP125    | ---          | ---             | ---               | ---                                        | ---              | ---           |
| GP126    | RESUME       |                 |                   |                                            |                  | Low           |
| GP127    | RESUME       |                 | GPO               |                                            |                  | Low           |
| GP128    | RESUME       |                 | GPO               |                                            |                  | Low           |
| GP129    | RESUME       | OC'45           | Native(OC'45)     |                                            |                  | High          |
| GP130    | RESUME       | OC'6            | Native(OC'6)      |                                            |                  | High          |
| GP131    | RESUME       | OC'7            | Native(OC'7)      |                                            |                  | High          |
| GP132    | ---          | ---             | ---               | ---                                        | ---              | ---           |
| GP133    | HDA_DOCK_EN# |                 | GPO               | Internal PU 20k                            |                  | High          |
| GP134    | MAIN         | NO              | GPO               |                                            |                  | Low           |
| GP135    | MAIN         |                 | GPO               |                                            |                  | Low           |
| GP136    | MAIN         | MMX_DET         | GPI               | H to MMX, L MMX on                         |                  | High          |
| GP137    | MAIN         | USB_CH#_EN      | GPO               | CAMERA_EN L Enable                         |                  | High          |
| GP138    | MAIN         | PCB_VERR1       | OD                |                                            |                  | High          |
| GP139    | MAIN         | PCB_VERR1       | OD                |                                            |                  | High          |
| GP140    | RESUME       | OC'01           | Native(OC'01)     |                                            |                  | High          |
| GP141    | RESUME       | OC'23           | Native(OC'23)     |                                            |                  | High          |
| GP142    | RESUME       | OC'23           | Native(OC'3#)     |                                            |                  | High          |
| GP143    | RESUME       | OC'45           | Native(OC'4#)     |                                            |                  | High          |
| GP144    | RESUME       | OC'8            | Native(OC'8#)     |                                            |                  | High          |
| GP145    | RESUME       | OC'9            | Native(OC'9#)     |                                            |                  | High          |
| GP146    | RESUME       | OC'10           | Native(OC'10#)    |                                            |                  | High          |
| GP147    | RESUME       | OC'11           | Native(OC'11#)    |                                            |                  | High          |
| GP148    | MAIN         | PCB_VERR2       | GPI               |                                            |                  | High          |
| GP149    | MAIN         | SB_INVERTER_EN# | GPO               | Teemahr NC Cantiga chipset Internal PU 20k |                  | High          |
| GP150    | MAIN         | (REQ1#)         | Native(REQ1#)     |                                            |                  | High          |
| GP151    | MAIN         | NO (GNT1#)      | Native(GNT1#)     | Internal PU 20k                            |                  | High          |
| GP152    | MAIN         | (REQ2#)         | Native(REQ2#)     |                                            |                  | High          |
| GP153    | MAIN         | NO (GNT2#)      | Native(GNT2#)     | Internal PU 20k                            |                  | High          |
| GP154    | MAIN         | (REQ3#)         | Native(REQ3#)     |                                            |                  | High          |
| GP155    | MAIN         | NO (GNT3#)      | Native(GNT3#)     | Internal PU 20k                            |                  | High          |
| GP156    | RESUME       | NO              | GPI               |                                            |                  | Low           |
| GP157    | RESUME       | CMOS_IN         | GPI               | -1A add                                    |                  | High          |
| GP158    | RESUME       | NO              | GPI               | Internal PU 20k                            |                  | High          |
| GP159    | RESUME       | OC'01           | Native(OC'0#)     |                                            |                  | High          |
| GP160    | RESUME       | NO              | Native(WOLALERT#) |                                            |                  | Low           |
| GP161    |              |                 |                   |                                            |                  |               |
| GP162    |              |                 |                   |                                            |                  |               |
| GP163    |              |                 |                   |                                            |                  |               |

## B

## SCH 5147

| GPIO # | Usage                | Power Well | IO Mode   | IO Driver  | IO Pull | IO Config   | IO State |
|--------|----------------------|------------|-----------|------------|---------|-------------|----------|
| GP10   | INTERRUPT            | MAIN       | N/A       | MAIN (VCC) |         |             |          |
| GP11   | FLTRST               |            | N/A       | AUX (VTR)  |         |             |          |
| GP12   | FLTRST               |            | N/A       | AUX (VTR)  |         |             |          |
| GP13   | FLTRST               |            | N/A       | AUX (VTR)  |         |             |          |
| GP14   | FLTRST               |            | N/A       | AUX (VTR)  |         |             |          |
| GP15   | Thermal Trip         |            | N/A       | MAIN (VCC) | OUT.OD  | OUT.OD.High |          |
| GP16   |                      |            | N/A       | AUX (VTR)  |         | OUT.OD.High |          |
| GP17   | LAN_EN               |            | N/A       | AUX (VTR)  |         | OUT.OD.High |          |
| GP20   |                      |            | AUX (VTR) | MAIN (VCC) |         | In          |          |
| GP21   | KB                   |            | AUX (VTR) | MAIN (VCC) |         |             |          |
| GP22   | KB                   |            | AUX (VTR) | MAIN (VCC) |         |             |          |
| GP27   | MS                   |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP32   | MS                   |            | AUX (VTR) | MAIN (VCC) |         |             |          |
| GP33   | MS                   |            | AUX (VTR) | MAIN (VCC) |         |             |          |
| GP36   |                      |            | AUX (VTR) | MAIN (VCC) |         | In          |          |
| GP37   |                      |            | AUX (VTR) | MAIN (VCC) |         | In          |          |
| GP40   |                      |            | AUX (VTR) | AUX (VTR)  |         |             |          |
| GP41   |                      |            | AUX (VTR) | AUX (VTR)  |         |             |          |
| GP42   |                      |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP43   |                      |            | AUX (VTR) | MAIN (VCC) |         |             |          |
| GP50   |                      |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP51   |                      |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP52   | Dual Core/Qual. Core |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP53   |                      |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP54   |                      |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP55   |                      |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP56   |                      |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP57   |                      |            | AUX (VTR) | AUX (VTR)  |         | In          |          |
| GP60   | SUBWOOFER_CTL        |            | AUX (VTR) | AUX (VTR)  |         | OUT.OD.Low  |          |
| GP61   |                      |            | AUX (VTR) | AUX (VTR)  |         | OUT.OD.Low  |          |


## PCI Routing

| no | IOSEL | INT | REQ | OUT |
|----|-------|-----|-----|-----|
| 0  | no    | no  | no  | 0   |

## PCIe Routing


|       |               |
|-------|---------------|
| LANE1 | Lan           |
| LANE2 | MINICRON380   |
| LANE3 | MiniCard TV   |
| LANE4 | MiniCard WLAN |

## SMBus



## USB Table

| Pair | Device    |
|------|-----------|
| 0    | USB0      |
| 1    | USB1      |
| 2    | USB2      |
| 3    | USB3      |
| 4    | USB4      |
| 5    | USB5      |
| 6    | WIRELESS  |
| 7    | BT        |
| 8    | CAMERA    |
| 9    | miniPCI-E |
| 10   | miniPCI-E |
| 11   | miniPCI-E |



## C

<http://hobi-elektronika.net>

## D

## ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

page 92

| Signal    | Usage/When Sampled                                                                     | Comment                                                                                                                                                                                                                                                                                      |
|-----------|----------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| HDA_SDOOT | XOR Chain Entrance/PCIE Port Config bit1, Rising Edge of PWOK                          | Allows entrance to XOR Chain testing when TP3 pulled low when TP3 not pulled low at rising edge of PWOK, sets bit1 of MPC_PC(Config Registers:offset 224h). This signal has weak internal pull-down                                                                                          |
| HDA_SYNC  | PCIE config bit10, Rising Edge of PWOK                                                 | This signal has a weak internal pull-down. Sets bit0 of MPC_PC(Config Registers:offset 224h)                                                                                                                                                                                                 |
| GNT2#     | PCIE config bit2, Rising Edge of PWOK                                                  | This signal has a weak internal pull-up. Sets bit2 of MPC_PC(Config Registers:offset 224h)                                                                                                                                                                                                   |
| GP102#    | Reserved                                                                               | This signal should not be pulled high.                                                                                                                                                                                                                                                       |
| GP17#     | ESI Strap (Server Only) Rising Edge of PWOK                                            | ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.                                                                                                                                                                               |
| GNT3#     | Top-Block Swap override. Rising Edge of PWOK                                           | Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting PMW BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.                                                                              |
| GNT3#     | Boot BIOS Destination Selection 0:1. Rising Edge of PWOK                               | Controlable via Boot BIOS Destination bit (Config Registers:offset 3410h:bit 11:10). GNT3# is HIGH. GNT3# is LOW. Sample low: the integrated TPM will be disabled. Sample high: the HCN TPM enable strap is sampled low and the TPM disable bit is clear, the integrated TPM will be enable. |
| SPKR      | DMI Termination Voltage, applications and required to be high for mobile applications. | The signal is required to be low for desktop applications and required to be high for mobile applications.                                                                                                                                                                                   |
| SATALED#  | PCI Express Lane Reversal, Rising Edge of PWOK                                         | Signal has weak internal pull-up. Sets bit 27 of MPC_LR(Device 28:Function 0:offset 08)                                                                                                                                                                                                      |
| TP3       | XOR Chain Entrance. Rising Edge of PWOK                                                | This signal should not be pulled low unless using XOR Chain testing.                                                                                                                                                                                                                         |
| GP103#    | Flash Descriptor Security Override Strap, Rising Edge of PWOK                          | Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.                                                                               |

## Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5

page 218

| Pin Name       | Strap Description                                        | Configuration                                                                                         |
|----------------|----------------------------------------------------------|-------------------------------------------------------------------------------------------------------|
| CF6[2:0]       | FSB Frequency Select                                     | 000 = FSB667<br>011 = FSB667<br>010 = FSB800<br>Others = Reserved                                     |
| CF6[4:3]       | Reserved                                                 |                                                                                                       |
| CF6[15:14]     | Reserved                                                 |                                                                                                       |
| CF6[18:17]     | Reserved                                                 |                                                                                                       |
| CF65           | DMI x2 Select                                            | 0 = DMI x2<br>1 = DMI x4 (default)                                                                    |
| CF66           | ITPM Host Interface                                      | 0 = The ITPM Host Interface is enabled (note2)<br>1 = The ITPM Host Interface is disabled (default)   |
| CF67           | Intel Management engine Crypto strap                     | 0 = Transport Layer Security (TLS) cipher confidentiality (default)<br>1 = TLS cipher confidentiality |
| CF69           | PCIE Graphics Lane                                       | 0 = Reverse Lanes, 15-9, 14-5, etc...<br>1 = Normal operation (default); Lane Numbered in order       |
| CF610          | PCIE Loopback enable                                     | 0 = Enable (note 3)<br>1 = Disabled (default)                                                         |
| CF6[13:12]     | XOR/ALL                                                  | 00 = Reserve<br>01 = XOR mode Enabled<br>10 = ALL mode Enabled (Note 3)<br>11 = Disabled (default)    |
| CF616          | FSB Dynamic GDT                                          | 0 = Dynamic GDT Disabled<br>1 = Dynamic GDT Enabled (default)                                         |
| CF619          | DMI Lane Reversal                                        | 0 = Normal operation (default); Lane Numbered in order<br>1 = Reverse Lanes                           |
| CF620          | Digital Display Port (SDVO/DP/HDMI) Concurrent with PCIe | 0 = Only Digital Display Port operating simultaneously via the PEG port<br>1 = SDVO/DP/HDMI           |
| SDVO_CTRLDATA  | SDVO Present                                             | 0 = SDVO Card Present (default)<br>1 = SDVO Card Present                                              |
| check_DDC_DATA | Local Flat Panel (LFP) Present                           | 0 = LFP Disabled (default)<br>1 = LFP Card Present; PCIE disabled                                     |

NOTE:  
1. All strap signals are sampled with respect to the leading edge of the (U)MCK Power On (PWOK) signal.  
2. ITPM can be disabled by a 'Soft-Strap' option in the Flash-Descriptor section of the Firmware. This 'Soft-Strap' is actuated only after enabling ITPM via CF66.  
Only one of the CF618/CF612/CF613 straps can be enabled at any time.

## E

## ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 355548 Rev. 2.2

page 99

| SIGNAL                  | Resistor Type/Value |
|-------------------------|---------------------|
| CL_CLK[1:0]             | PULL-UP 20K         |
| CL_DATA[1:0]            | PULL-UP 20K         |
| CL_RST#                 | PULL-UP 15K         |
| DPRSLPVR/GP1016         | PULL-DOWN 20K       |
| HDA_BIT_CLK             | PULL-DOWN 20K       |
| HDA_DOCK_EN#/GP1033     | PULL-UP 20K         |
| HDA_RST#                | PULL-DOWN 20K       |
| HDA_S0IN[3:0]           | PULL-DOWN 20K       |
| HDA_SDOOT               | PULL-DOWN 20K       |
| HDA_SYNC                | PULL-DOWN 20K       |
| GNT[3:0]/GP10[50,53,51] | PULL-UP 20K         |
| GP10[20]                | PULL-DOWN 20K       |
| GP10[49]                | PULL-UP 20K         |
| LDA[3:0]/FWM[3:0]       | PULL-UP 20K         |
| LAN_R0B[2:0]            | PULL-UP 20K         |
| LDRQ[0]                 | PULL-UP 20K         |
| LDRQ[1]/GP1023          | PULL-UP 20K         |
| PMEN                    | PULL-UP 20K         |
| PMWRTN                  | PULL-UP 20K         |
| SATALED#                | PULL-UP 15K         |
| SPT_CS1#/GP1008/CLP106  | PULL-UP 20K         |
| SPKR                    | PULL-DOWN 20K       |
| SPT_MISO                | PULL-UP 20K         |
| TACH [3:0]              | PULL-UP 20K         |
| TP[3]                   | PULL-UP 20K         |
| USB[11:0]/P,N           | PULL-DOWN 15K       |

[www.hobi-elektronika.net](http://www.hobi-elektronika.net)



## A

## B


## C

## D

## E



For wireless performance



| T <sub>5</sub> C | T <sub>5</sub> B | T <sub>5</sub> A | CPH    | ENC    | PC    | DOF   | USB    |
|------------------|------------------|------------------|--------|--------|-------|-------|--------|
| REG              | REG              | REG              | (MHz)  | (MHz)  | (MHz) | (MHz) | (MHz)  |
| 0                | 2                | 2                | 236.66 | 100.30 | 33.33 | 90.00 | 14.318 |
| 0                | 2                | 1                | 133.33 | 100.30 | 33.33 | 90.00 | 14.318 |
| 0                | 1                | 2                | 236.00 | 100.30 | 33.33 | 90.00 | 14.318 |
| 0                | 2                | 1                | 136.66 | 100.30 | 33.33 | 90.00 | 14.318 |
| 1                | 2                | 2                | 333.33 | 100.30 | 33.33 | 90.00 | 14.318 |
| 1                | 2                | 1                | 136.00 | 100.30 | 33.33 | 90.00 | 14.318 |
| 1                | 2                | 2                | 436.00 | 100.30 | 33.33 | 90.00 | 14.318 |
| 1                | 1                | 1                | 236.00 | 100.30 | 33.33 | 90.00 | 14.318 |

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                     |                           |               |           |
|-------------------------------------|---------------------------|---------------|-----------|
| Title                               |                           |               |           |
| <b>Clock generator ICS-9LPRS365</b> |                           |               |           |
| Size                                | Document Number           |               | Rev       |
| Custom                              | <b>Bali</b>               |               | <b>-1</b> |
| Date:                               | Friday, February 13, 2009 | Sheet 3 of 62 |           |

5

4

3

2

1


H\_A0[3:35] &lt;&lt;&lt;

SB 8/6 Layout Lib  
62.10079.001=>  
(Old) BGA479-SKT-9-U1H199  
(New) BGA479-SKT-9-U2H203

<http://hobi-elektronika.net>

| CPU_BSEL | CPU_BSEL2 | CPU_BSEL1 | CPU_BSEL0 |
|----------|-----------|-----------|-----------|
| 166      | 0         | 1         | 1         |
| 200      | 0         | 1         | 0         |
| 266      | 0         | 0         | 0         |

H\_D0[6:63] &lt;&lt;&lt;



-1 CPU socket change to 62.10053.371

QuadCore

XDP FOR QUAD CORE CPU

Need check!!

R462: Use 1.91K in Topology2, 1.74K for Topology1.

QuadCore

| CPU | F8       |
|-----|----------|
| DC  | GND      |
| QC  | Floating |

Layout note:  
Comp0,2 connect with Z0=27.4ohm, make trace length shorter than 0.5".  
Comp1,3 connect with Z0=55ohm, make trace length shorter than 0.5".

| CPU | Auto Detect |
|-----|-------------|
| DC  | 3D3V_S5     |
| QC  | GND         |

Need check!!

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

| CPU_CONT | KBC                                 |
|----------|-------------------------------------|
| 1        | RSRST# KEEP LOW AND POWER LED FLASH |
| 0        | RSRST# AND POWER LED NORMALLY       |

L772

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.

Penryn(I13)-AGTL+/XDP

Rev: -1

Date: Friday, February 13, 2009


5


4

3


2

1







| CPU | F8       |
|-----|----------|
| DC  | GND      |
| QC  | Floating |



Place these capacitors on L1  
(North side ,Secondary Layer)






Place these capacitors on L1  
(North side ,Secondary Layer)



Mid Freqenced  
Decoupling

Place these capacitors on L1  
(North side ,Secondary Layer)



<http://hobi-elektronika.net>

ITP Connector

Remove


LT72

|                                                                               |                           |                            |         |
|-------------------------------------------------------------------------------|---------------------------|----------------------------|---------|
| <b>緯創資通</b>                                                                   |                           | <b>Wistron Corporation</b> |         |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                           |                            |         |
| Title                                                                         |                           |                            |         |
| <b>Penryn(3/3)-GND&amp;Bypass</b>                                             |                           |                            |         |
| Size                                                                          | Document Number           | Rev                        |         |
| B                                                                             | <b>Bali</b>               | <b>SA</b>                  |         |
| Date:                                                                         | Friday, February 13, 2009 | Sheet                      | 7 of 52 |




Layout note:  
Trace should be 10-mil wide  
with 20-mil spacing

QuadCore



check Quad core only or not?


Layout Note :  
H\_RCOMP / H\_VREF / H\_SWNG  
trace width and spacing is 10/20



Layout Note :  
Place C549 near  
pin B3 of NB

check Quad core only or not?

| U01    | U01  | U01     |
|--------|------|---------|
| H_D#1  | F2   | H_D# 0  |
| H_D#2  | F8   | H_D# 1  |
| H_D#3  | F6   | H_D# 2  |
| H_D#4  | G2   | H_D# 3  |
| H_D#5  | H6   | H_D# 4  |
| H_D#6  | H2   | H_D# 5  |
| H_D#7  | F6   | H_D# 6  |
| H_D#8  | D4   | H_D# 7  |
| H_D#9  | H3   | H_D# 8  |
| H_D#10 | M9   | H_D# 9  |
| H_D#11 | M11  | H_D# 10 |
| H_D#12 | J1   | H_D# 11 |
| H_D#13 | J2   | H_D# 12 |
| H_D#14 | N12  | H_D# 13 |
| H_D#15 | J6   | H_D# 14 |
| H_D#16 | P2   | H_D# 15 |
| H_D#17 | L2   | H_D# 16 |
| H_D#18 | R2   | H_D# 17 |
| H_D#19 | N8   | H_D# 18 |
| H_D#20 | L6   | H_D# 19 |
| H_D#21 | M5   | H_D# 20 |
| H_D#22 | J3   | H_D# 21 |
| H_D#23 | N2   | H_D# 22 |
| H_D#24 | R1   | H_D# 23 |
| H_D#25 | N5   | H_D# 24 |
| H_D#26 | N6   | H_D# 25 |
| H_D#27 | P13  | H_D# 26 |
| H_D#28 | N8   | H_D# 27 |
| H_D#29 | L7   | H_D# 28 |
| H_D#30 | N10  | H_D# 29 |
| H_D#31 | M3   | H_D# 30 |
| H_D#32 | Y3   | H_D# 31 |
| H_D#33 | AD14 | H_D# 32 |
| H_D#34 | Y6   | H_D# 33 |
| H_D#35 | Y10  | H_D# 34 |
| H_D#36 | Y12  | H_D# 35 |
| H_D#37 | Y14  | H_D# 36 |
| H_D#38 | Y7   | H_D# 37 |
| H_D#39 | W2   | H_D# 38 |
| H_D#40 | AA8  | H_D# 39 |
| H_D#41 | Y9   | H_D# 40 |
| H_D#42 | AA13 | H_D# 41 |
| H_D#43 | AA9  | H_D# 42 |
| H_D#44 | AA11 | H_D# 43 |
| H_D#45 | AD11 | H_D# 44 |
| H_D#46 | AD10 | H_D# 45 |
| H_D#47 | AD13 | H_D# 46 |
| H_D#48 | AE12 | H_D# 47 |
| H_D#49 | AE9  | H_D# 48 |
| H_D#50 | AA2  | H_D# 49 |
| H_D#51 | AD8  | H_D# 50 |
| H_D#52 | AA3  | H_D# 51 |
| H_D#53 | AD3  | H_D# 52 |
| H_D#54 | AD7  | H_D# 53 |
| H_D#55 | AE14 | H_D# 54 |
| H_D#56 | AE3  | H_D# 55 |
| H_D#57 | AC1  | H_D# 56 |
| H_D#58 | AE3  | H_D# 57 |
| H_D#59 | AC3  | H_D# 58 |
| H_D#60 | AE11 | H_D# 59 |
| H_D#61 | AE8  | H_D# 60 |
| H_D#62 | AC2  | H_D# 61 |
| H_D#63 | AD6  | H_D# 62 |



HOST


| 1 OF 2     | 1   | 2             | 3 | 4 |
|------------|-----|---------------|---|---|
| H_A#_3     | A14 | H_A#3         |   |   |
| H_A#_4     | C15 | H_A#4         |   |   |
| H_A#_5     | F16 | H_A#5         |   |   |
| H_A#_6     | H13 | H_A#6         |   |   |
| H_A#_7     | C18 | H_A#7         |   |   |
| H_A#_8     | M16 | H_A#8         |   |   |
| H_A#_9     | J13 | H_A#9         |   |   |
| H_A#_10    | P16 | H_A#10        |   |   |
| H_A#_11    | R16 | H_A#11        |   |   |
| H_A#_12    | N17 | H_A#12        |   |   |
| H_A#_13    | M13 | H_A#13        |   |   |
| H_A#_14    | P17 | H_A#14        |   |   |
| H_A#_15    | F17 | H_A#15        |   |   |
| H_A#_16    | G20 | H_A#16        |   |   |
| H_A#_17    | B19 | H_A#17        |   |   |
| H_A#_18    | J16 | H_A#18        |   |   |
| H_A#_19    | E20 | H_A#19        |   |   |
| H_A#_20    | H16 | H_A#20        |   |   |
| H_A#_21    | J20 | H_A#21        |   |   |
| H_A#_22    | L17 | H_A#22        |   |   |
| H_A#_23    | A17 | H_A#23        |   |   |
| H_A#_24    | B17 | H_A#24        |   |   |
| H_A#_25    | L16 | H_A#25        |   |   |
| H_A#_26    | C21 | H_A#26        |   |   |
| H_A#_27    | J17 | H_A#27        |   |   |
| H_A#_28    | H20 | H_A#28        |   |   |
| H_A#_29    | B18 | H_A#29        |   |   |
| H_A#_30    | K17 | H_A#30        |   |   |
| H_A#_31    | B20 | H_A#31        |   |   |
| H_A#_32    | F21 | H_A#32        |   |   |
| H_A#_33    | K21 | H_A#33        |   |   |
| H_A#_34    | L20 | H_A#34        |   |   |
| H_A#_35    |     | H_A#35        |   |   |
| H_ADS#     | H12 | H_ADS#        |   |   |
| H_ADSTB#_0 | B16 | H_ADSTB#0     |   |   |
| H_ADSTB#_1 | G17 | H_ADSTB#1     |   |   |
| H_BNR#     | A9  | H_BNR#        |   |   |
| H_BPRI#    | E11 | H_BPRI#       |   |   |
| H_BREQ#    | G12 | H_BREQ#       |   |   |
| H_DEFER#   | E9  | H_DEFER#      |   |   |
| H_DBSY#    | B10 | H_DBSY#       |   |   |
| HPLL_CLK   | AH7 | CLK_MCH_BCLK  |   |   |
| HPLL_CLK#  | AH6 | CLK_MCH_BCLK# |   |   |
| H_DPWR#    | J11 | H_DPWR#       |   |   |
| H_DRDY#    | E9  | H_DRDY#       |   |   |
| H_HIT#     | E12 | H_HIT#        |   |   |
| H_HITM#    | H11 | H_HITM#       |   |   |
| H_LOCK#    | C9  | H_LOCK#       |   |   |
| H_TRDY#    |     | H_TRDY#       |   |   |
| H_DINV#_0  | J8  | H_DINV#0      |   |   |
| H_DINV#_1  | L3  | H_DINV#1      |   |   |
| H_DINV#_2  | Y13 | H_DINV#2      |   |   |
| H_DINV#_3  | Y1  | H_DINV#3      |   |   |
| H_DSTBN#_0 | L10 | H_DSTBN#0     |   |   |
| H_DSTBN#_1 | M7  | H_DSTBN#1     |   |   |
| H_DSTBN#_2 | AA5 | H_DSTBN#2     |   |   |
| H_DSTBN#_3 | AE6 | H_DSTBN#3     |   |   |
| H_DSTBP#_0 | L9  | H_DSTBP#0     |   |   |
| H_DSTBP#_1 | M8  | H_DSTBP#1     |   |   |
| H_DSTBP#_2 | AA6 | H_DSTBP#2     |   |   |
| H_DSTBP#_3 | AE5 | H_DSTBP#3     |   |   |
| H_REQ#_0   | B15 | H_REQ#0       |   |   |
| H_REQ#_1   | K13 | H_REQ#1       |   |   |
| H_REQ#_2   | F13 | H_REQ#2       |   |   |
| H_REQ#_3   | B13 | H_REQ#3       |   |   |
| H_REQ#_4   | B14 | H_REQ#4       |   |   |
| H_RS#_0    | B6  | H_RS#0        |   |   |
| H_RS#_1    | F12 | H_RS#1        |   |   |
| H_RS#_2    | C8  | H_RS#2        |   |   |

CANTIGA-GM-GP-U-NF  
(71.0GM47.00U)

GP L772


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                       |                                |                  |  |
|---------------------------------------|--------------------------------|------------------|--|
| Title<br><b>CANTIGA(17): HOST I/F</b> |                                |                  |  |
| Size<br>B                             | Document Number<br><b>Bali</b> | Rev<br><b>-1</b> |  |
| Date: Friday, February 13, 2009       | Sheet 8                        | of 52            |  |




| ME DEBUG PORT PIN OUT TABLE |             |
|-----------------------------|-------------|
| RESERVED#AL34               | ME_JTAG_TCK |
| RESERVED#AK34               | ME_JTAG_TDI |
| RESERVED#AN35               | ME_JTAG_TDO |
| RESERVED#AM35               | ME_JTAG_TMS |


CFG5 : DMIx2  
CFG6 : iTPM  
CFG7 : ME Crypto  
CFG9: PCIE STD& REV  
CFG16 : FSB Dynamic ODT  
CFG19 : DMI Lane reversal  
CFG20 : DP concurrent  
CFG[17:3]:internal pullup  
CFG[20:18]:internal pulldown




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **CANTIGA(3/7):DMI/PM/CFG/IF**  
Size: Document Number  
Custom: **Bali**  
Date: Friday, February 13, 2009 Sheet 10 of 52







LT72



<http://hobi-elektronika.net>

[www.hobi-elektronika.net](http://hobi-elektronika.net)

NORMAL TYPE

Place one cap to each power pin and as close as possible

Place caps close to pin1 as possible


LT72

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Tapei Hsien 221, Taiwan, R.O.C.

File  
**DDRIII-SODIMM SLOT1**

| Size   | Document Number | Rev |
|--------|-----------------|-----|
| Custom | Bali            | -1  |

Date: Friday, February 13, 2009 Sheet 15 of 52



LT72

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **DDR3-SODIMM SLOT2**


|        |                           |                |
|--------|---------------------------|----------------|
| Size   | Document Number           | Rev            |
| Custom | Bali                      | -1             |
| Date:  | Friday, February 13, 2009 | Sheet 16 of 52 |

# CRT I/F & CONNECTOR

<http://hobi-elektronika.net>

20070615 Change VGA header for debug propose


8/6 Modify. Mirror connection and Key 1



Layout Note:  
Place these resistors  
close to the CRT-out  
connector


**Layout Note:**  
Pi-filter & 150 Ohm pull-down  
resistors should be as close as to  
CRT CONN. RGB will hit 75  
Ohm first, pi-filter, then CRT  
CONN.

-1A Modify the connector





11/12 -1B


JWT new: 21.61024.108



68.00084.A11 Change to 68.00143.111  
09/24



Modify in -2A



LT72

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CRT Connector**

Size

Document Number

**Bali**

Rev

**-1**

Date: Friday, February 13, 2009

Sheet 17

of

52

Naming convention -

Please confirm if Bali MB is "L-IGM45" -----It's true.

Paste location?-----

Place character string "L-IGM45" in silk-screen layer and Easy to observe position of PCB.  
don't paste it with lable paper.

Location Box for P/N+Head Code+FRU Number -----

please follow lenovo SPEC about size,after the assembly,the Box is advantageous for the scanning the position.

Please provide this number rule information-----

Please follow lenovo SPEC.

**Remove**

Location Box for MAC Address -----

Please lay aside nearby P/N Box, does not affect to the P/N lable scanning position.

Please provide MAC information-----

Lenovo does not supply this information, after needing ODM supplier apply and assign it to use.

Label for LC ERP No.; (A label with 8 digits' Arabic number) -----

This Lable with 11s lable(P/N+HC+ FRU) the identical lable, now was also already unable to provide the information,  
the interior needs to discuss.only reserve Box(itme 2).

Please provide this number rule information-----

the number need apply from lenovo system,needs the internal  
discussion.

LT72

|                                                                               |                 |                            |          |
|-------------------------------------------------------------------------------|-----------------|----------------------------|----------|
| <b>緯創資通</b>                                                                   |                 | <b>Wistron Corporation</b> |          |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |                            |          |
| Title                                                                         |                 |                            |          |
| <b>VGA IN(1/2)-RGB IN</b>                                                     |                 |                            |          |
| Size                                                                          | Document Number | Rev                        |          |
| B                                                                             | <b>Bali</b>     | <b>-1</b>                  |          |
| Date: Friday, February 13, 2009                                               |                 | Sheet                      | 18 of 52 |

<http://hobi-elektronika.net>

Remove


LT72

|                                                                            |                 |                            |        |
|----------------------------------------------------------------------------|-----------------|----------------------------|--------|
| <b>緯創資通</b>                                                                |                 | <b>Wistron Corporation</b> |        |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |                            |        |
| Title                                                                      |                 |                            |        |
| <b>VGA IN(2/2)-NT68665H</b>                                                |                 |                            |        |
| Size B                                                                     | Document Number | Bali                       | Rev -1 |
| Date: Friday, February 13, 2009                                            |                 | Sheet 19                   | of 52  |


# LED / INVERTER INTERFACE

<http://hobi-elektronika.net>


8/6 SB Modify




MXM and Panel Power




UMA LVDS INTERFACE



NV LVDS INTERFACE



8/6 SB Modify




**Panel Power EN circuit:**  
8/6 SB Modify

5V to LCD\_VDD 5V


Check Timing!

Main: 84.06402.B3D

Alt: 84.00655.B3D



**Inverter Power EN circuit:**



[www.hobi-elektronika.net](http://www.hobi-elektronika.net)

LT72

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD/Inverter Connector**

Size: Document Number


Custom: **Bali**

Date: Friday, February 13, 2009 Sheet 20 of 52


Rev: **-1**

10/2 -1A Unmount

10/16 -1A Modify




8/15 SB Modify



LT72

|             |                                |                                                                                                             |                  |
|-------------|--------------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
| <b>緯創資通</b> |                                | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title       |                                |                                                                                                             |                  |
| <b>MUTE</b> |                                |                                                                                                             |                  |
| Size<br>B   | Document Number<br><b>Bali</b> |                                                                                                             | Rev<br><b>-1</b> |
| Date:       | Friday, February 13, 2009      | Sheet 21 of 52                                                                                              |                  |











## CPU FAN

## FOR 4 PIN FAN



8/19 SB Modify

## MXM\_SYS FAN




8/19 SB Modify

08/18


Remove MxM card thermal detect IC

1/22 2A add



SB 8/11 Modify

[www.hobi-elektronika.net](http://www.hobi-elektronika.net)



LT71 DIS BOM

緯創資通


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                                |                                |                  |
|------------------------------------------------|--------------------------------|------------------|
| Title<br><b>Thermal/Fan Controller EMC2102</b> |                                |                  |
| Size<br>B                                      | Document Number<br><b>Bali</b> | Rev<br><b>SB</b> |
| Date: Friday, February 13, 2009                | Sheet 26 of 52                 |                  |


<http://hobi-elektronika.net>

## USB PORT


Check USB power switch Need check this block  
power switch S5 OFF




Need check! Vgs=+/-20V






Remove 6/17



Side 4 USB PORT  
(0/1)



Use 69.50007.801 (Littelfuse)  
9/25 Del L23



LT72

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB I/O

Size

Document Number

Bali

Rev

Date

Friday, February 13, 2009








Sheet

27

of

52

-1



File

**HDD/CDROM**


Size A3 Document Number **Bali** Rev **-1**

Date: Friday, February 13, 2009 Sheet 28 of 52

**緯創資通 Wistron Corporation**



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

+3V3 and +1V8  
Source power  
must disable at  
S3 mode



Decouple capacitors  
1394 Differential Pairs = 110 Ohm

Power Circuit Trace Width: 40 mil (Min.)  
Power plane or Power shape is more better




Note:  
R133 use 0805 type and over 20  
mils trace width on both side  
(CR1\_PCTLN & CR1\_POWER)

For D3E Mode remove  
2008.06.13

D3E support (From Ver.B)


Note:  
1. Add Q3 & Delete R135, if JMB38x  
Power domain is different to SB chip  
2. Delete Q3 & Add R135, if JMB38x  
Power domain is same as SB chip

Card Reader power circuit



Card Reader Connector

BIOS Note:  
Clock to JMB38x must  
always turn on, no matter  
any system power state




Add 6 via hole  
to ground plane

For D3E support  
via Side-Band  
(From Ver.B)  
For D3E Mode remove  
2008.06.13

QFN-48

Card Reader Pull  
High/Low Resistors



Power-On strapping setting

reserve 10Kohm pull-low to  
GND?for MDIO7 (for EEPROM  
use).  
H:on-board, L:on Add-in card  
H:CR1\_PCTLN high active,L:CR1\_PCTLN low active  
(MDIO12 is no use in MP version Ic)  
H:CR1\_LEDN high active,L:CR1\_LEDN low active

Check Pin13,14,15,16,17,20 function

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title  
**Jmicon380**

Size B Document Number **Bali** Rev **SB**



Date: Friday, February 13, 2009 Sheet 29 of 52

## Reserve R547, R548, R550, R551 for co-layout


<http://hobi-elektronika.net>



## 4 in 1 Card reader



8/19 SB Add







reserve 10Kohm pull-low to GND?for MDI07 (for EEPROM use).

|                                                                                       |                           |                                                                                                             |                  |
|---------------------------------------------------------------------------------------|---------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
|  |                           | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title                                                                                 |                           |                                                                                                             |                  |
| <b>R5C832/IEEE1394/SD/BT</b>                                                          |                           |                                                                                                             |                  |
| Size<br>B                                                                             | Document Number           | <b>Bali</b>                                                                                                 | Rev<br><b>-1</b> |
| Date:                                                                                 | Friday, February 13, 2009 | Sheet 30 of                                                                                                 | 52               |

## WWAN/TV-TUNER

## Wireless Card(Present support EP/SP)




LT72


|                                       |                                |                                                                            |                  |
|---------------------------------------|--------------------------------|----------------------------------------------------------------------------|------------------|
| 緯創資通                                  |                                | Wistron Corporation                                                        |                  |
|                                       |                                | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title<br><b>MINI CARD CONN(1/2) .</b> |                                |                                                                            |                  |
| Size<br>B                             | Document Number<br><b>Bali</b> |                                                                            | Rev<br><b>-1</b> |
| Date: Friday, February 13, 2009       | Sheet                          | 31                                                                         | of 52            |

Remove

LT72

|                                 |                 |                                                                               |          |
|---------------------------------|-----------------|-------------------------------------------------------------------------------|----------|
| 緯創資通                            |                 | Wistron Corporation                                                           |          |
|                                 |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |          |
| Title                           |                 |                                                                               |          |
| MINIPCIE Robson                 |                 |                                                                               |          |
| Size                            | Document Number |                                                                               | Rev      |
| B                               | Bali            |                                                                               | SB       |
| Date: Friday, February 13, 2009 |                 | Sheet                                                                         | 32 of 52 |





Lotes: 20.50355.064  
Tyco: (20.50246.064)


10/100M Lan Transformer

RJ45+RJ11=>  
cheange Riser  
Card

New Card =>  
cheange to  
Page 32

LT72

|                                                                            |                           |                            |           |
|----------------------------------------------------------------------------|---------------------------|----------------------------|-----------|
| <b>緯創資通</b>                                                                |                           | <b>Wistron Corporation</b> |           |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                           |                            |           |
| Title                                                                      |                           |                            |           |
| <b>Riser</b>                                                               |                           |                            |           |
| Size A                                                                     | Document Number           |                            | Rev       |
|                                                                            | <b>Bali</b>               |                            | <b>-1</b> |
| Date:                                                                      | Friday, February 13, 2009 | Sheet                      | 34 of 52  |



LT72

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title              |                           |       |          |
|--------------------|---------------------------|-------|----------|
| AUDIO CODEC-ALC272 |                           |       |          |
| Size               | Document Number           | Bali  | Rev      |
| A3                 |                           |       | SB       |
| Date:              | Friday, February 13, 2009 | Sheet | 35 of 52 |

AMP: for Main R/L Speaker <http://hobi-elektronika.net>

New solution ClassD: TI TPA3121D2

Put near U44 Change R/L, add R 2.2%

10/16 -1A Modify

www.hobi-elektronika.net

8/15 SB Modify

Put near U43

What function!? Diode type!?

Add more AGND VIA

Speaker1\_L FSOV 1.122V  
Speaker1\_R FSOV 1.107V  
Woofer\_MONO FSOV 1.089V


LT72

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title AUDIO AMP/SPEAKER  
Size Custom Document Number BAI Rev SB  
Date: Friday, February 13, 2009 Sheet 36 of 52

**Sub Woofer**  
22uH for TPA3007  
8.2uH for ALC111

-1A change and need  
modiry in  
-1B(78.10523.5FL)0402




22uH for TPA3007



22uH  
68.22010.20B YOUTH (remove)  
68.2201A.10P Chilisin  
68.2201A.10N TAI-TECH

220uF  
CHEMICON 09.2271D.L16  
SANYU 09.2271D.L13  
Rubycon 09.2271D.J8L



10uH for ALC111  
68.22010.20B Youth  
68.2201A.10P Chilisin  
68.2201A.10N Tai-Tech






Figure 16. Typical Ferrite Chip Bead Filter [Chip bead example: Fair-Rite 2512067007Y3]



Figure 17. Typical LC Output Filter for 8-Ω Speaker. Cutoff Frequency of 41 kHz

[www.hobi-elektronika.net](http://www.hobi-elektronika.net)




HP\_OUT/ LINE\_OUT

Power on S0

ESD Doide


10/7 -1A Mofify Lib  
Swap pin 5/7

Check PART



|                                                                            |                       |
|----------------------------------------------------------------------------|-----------------------|
| Wistron Corporation                                                        |                       |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C. |                       |
| Title: AUDIO HP_ JK/ MIC_ JK/SUBWOF                                        |                       |
| Size: Custom                                                               | Document Number: Bali |
| Date: Friday, February 13, 2009                                            | Rev: SB               |
| Sheet: 37                                                                  | of 52                 |






F7 and 12V power need to Check












08/15

LPC\_PME# pin 90 ? must be pulled up to 303V\_S5 power source with 10K since the pin is open drain buffer type ..(ICH9M internal 20K pullup)

10/2 -1A Modify



SMSC 5147




Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

**KBC WPC8765L**


File: Bali  
Size: Custom  
Document Number: Bali  
Date: Friday, February 13, 2009  
Sheet: 38 of 52



## Standby Power ON




## Power DOWN




## Power ON

SMC\_ONOFF#  
PM\_PWRBTN#  
PM\_RSMRST#  
PM\_LAN\_ENABLE  
PM\_SLP\_S5#  
PM\_S4\_STATE#&PM\_SLP\_S4#  
PM\_SLP\_S3#  
PM\_SLP\_M#  
+V1.8(1.5)  
+V0.9(0.75)  
DDR\_P0K\_RU  
SM\_PWR0K  
+V1.05M  
PM\_PG00D\_1\_05\_M  
VRPWRGD\_3.3M\_R  
MPWROK


PM\_SYS\_PWRGD  
+V1.5S  
+V1.05S  
+V3.3S  
ALL\_SYS\_PWRGD  
IMVP\_VR\_ON  
VCC CORE  
VR\_PWRGD\_CLKEN  
DELAY\_VR\_PWRGD  
H\_PWRGD  
PLT\_RST#  
H\_CPURST#






# RESET/POWER GOOD MAP


**CPU\_CORE  
ADP3207A**




**3.3V/5V  
TPS51120**




**1D8V\_S3  
G966**




**DDR\_0D75V\_S3  
TPS51100**




**1D5V/1D05V  
TI TPS51124**



**Charger  
MAX8725**



**Adapter**



緯創資通


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                     |                           |       |          |
|---------------------|---------------------------|-------|----------|
| File                |                           |       |          |
| POWER BLOCK DIAGRAM |                           |       |          |
| Size                | Document Number           | Bali  | Rev      |
| A3                  |                           |       | Bali     |
| Date:               | Friday, February 13, 2009 | Sheet | 42 of 52 |






9/25 -1A Remove




3D3V\_S5 -> 1.8V\_S3

1D8V


Iomax=300mA




0D75V  
Iomax=1A



0518  
check current  
3D3V -> 1.8V




9/25 -1A Add




LT72

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| File                            |                 |          |       |
|---------------------------------|-----------------|----------|-------|
| LDO 1D8V / 0D75V                |                 |          |       |
| Size                            | Document Number | Rev      |       |
| A3                              |                 | Bali     |       |
| Date: Friday, February 13, 2009 |                 | Sheet 45 | of 52 |



1/19 -2A change






LT72

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title  |                           |       | CHARGER MAX8725 |       |
|--------|---------------------------|-------|-----------------|-------|
| Size   | Document Number           | Rev   |                 |       |
| Custom |                           | Bali  | 2A              |       |
| Date:  | Friday, February 13, 2009 | Sheet | 47              | of 52 |

# Adaptor in to generate DCBATOUT

Add alternate 84.01403.A37



緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ADT&BATT CONN**

Size  
A4

Document Number

**Bali**

Rev



**SA**

Date: Friday, February 13, 2009

Sheet 48 of 52

## Reset Logic



need modify for DT thermal protect



[www.hobi-elektronika.net](http://www.hobi-elektronika.net)

## Run Power

11/12 -1B



LT72

|                                                                                                                                          |                           |
|------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                           |
| Title                                                                                                                                    |                           |
| <div>PWRPLANE&amp;RESET LOGIC</div>                                                                                                      |                           |
| Size                                                                                                                                     | Document Number           |
| B                                                                                                                                        | Bali                      |
| Date:                                                                                                                                    | Friday, February 13, 2009 |

|       |          |
|-------|----------|
| Rev   | -1       |
| Sheet | 49 of 52 |



| Vendor check | Result                | RD check | Source | Schmeatic |                                                     |
|--------------|-----------------------|----------|--------|-----------|-----------------------------------------------------|
|              |                       |          | NB     | 0         | 01_BLOCK DIAGRAM                                    |
|              |                       |          | NB     | Δ         | 02_Table of Content                                 |
| ICS ?        | Modify ICS<br>6/25,26 |          | New    | 0         | 03_Clock Gen CY28647->Realtek (need check solution) |
|              |                       |          | NB     | 0         | 04_Penryn(1/3)-AGTL+                                |
|              |                       |          | NB     | 0         | 05_Penryn(2/3)-PWR                                  |
| Intel        |                       |          | NB     | 0         | 06_Penryn(3/3)-GND&Bypass                           |
| (1)First     | Modify                |          | NB     | 0         | 07_Penryn(4/4)-XDP PORT                             |
| FB 6/23      | in 6/24               |          | NB     | 0         | 08_Cantiga(1)-HOST I/F                              |
|              |                       |          | NB     | 0         | 09_Cantiga(2)-DDR3 A/B CH                           |
|              |                       |          | NB     | 0         | 10_Cantiga(3)-DMI/PM/CFG                            |
|              |                       |          | NB     | 0         | 11_Cantiga(4)-VGA/LVDS/TV                           |
|              |                       |          | NB     | 0         | 12_Cantiga(5)-PWR1                                  |
|              |                       |          | NB     | 0         | 13_Cantiga(6)-PWR2                                  |
|              |                       |          | NB     | 0         | 14_Cantiga(7)-GND                                   |
|              |                       |          | NB     | 0         | 15_DDRIII-SODIMM SLOT1                              |
|              |                       |          | NB     | 0         | 16_DDRIII-SODIMM SLOT2                              |
|              |                       |          | YAMA   | 0         | 17_CRT CONN-> No need                               |
|              |                       |          | remove |           | 18_VGA IN(1/2)-RGB IN->No need                      |
|              |                       |          | remove |           | 19_VGA IN(2/2)-NT68665H->No nee                     |
|              |                       |          | NB/NEW | 0         | 20_LCD CNN/ Lid SW                                  |
|              |                       |          | remove |           | 21_HDMI->no need                                    |
|              |                       |          | NB     | 0         | 22_ICH9(1/4)-PCI /INT                               |
|              |                       |          | NB     | 0         | 23_ICH9(2/4) LAN/HD/IDE/LPC/RTC                     |
|              | Modify<br>in 6/20     |          | NB     | 0         | 24_ICH9(3/4) PM,USB,GPIO                            |
|              |                       |          | NB     | 0         | 25_ICH9(4/4) POWER&GND                              |
|              |                       |          | New    | 0         | 26_THERMAL EMC2102-> Fan                            |
|              |                       |          | New    | 0         | 27_USB I/O / Modem                                  |
|              |                       |          | New    | 0         | 28_HD/CDROM I/F+USB device                          |
| JM380        | 6/19 Modify 6/20      |          | New    | 0         | 29_R5C833/PCI(1/2)-> Jmicon Solution                |
|              |                       |          | New    | 0         | 30_R5C833/IEEE1394/SD/BT(2/2)                       |
|              |                       |          | NB     | 0         | 31_MINI CARD CONN(1,2)                              |
|              |                       |          | remove |           | 32_New Card                                         |
| Lan          | 6/26 Modify 6/26      |          | New    | Δ         | 33_LAN BCM5906M                                     |
|              |                       |          | New    | 0         | 34_LAN/New Card->Riser Card                         |
| Realtek      |                       |          | New    | 0         | 35_AUDIO CODEC ALC888S-> ALC262                     |
| 6/20,23      | Modify 6/22,24        |          | New    | 0         | 36_AUDIO AMP/Speaker                                |
| TI 6/18-24   | Modify 6/25           |          | New    | 0         | 37_AUDIO HP_JK/ MIC_JK/SUBWOF                       |
| SMSC 6/20    | Modify 6/27           |          | New    | 0         | 38_KBC WPCE8765C-> SIO                              |
|              |                       |          | New    | 0         | 39_KB /TP /Lanuch Board                             |
|              |                       |          | No     |           | 40_CIR / SPI ROM / LEDs-> Power Sequence            |
|              |                       |          | No     |           | 41_SWITCHs / DEBUG-> Reset                          |
|              |                       |          | NB/New | No        | 42_Power Block Diagram                              |
| TI 6/17      | Modify 6/18           |          | NB     | 0         | 43_PW_5V_S5/3V_S5(TPS51120)                         |
|              |                       |          | NB     | 0         | 44_PW1D05V_S0/1D5V_S3(TPS51124)                     |
|              |                       |          | NB     | 0         | 45_LDO 1D8V/0D75V                                   |
| ON 6/17      | Modify 6/18           |          | NB     | Δ         | 46_PW_CPU_CORE(ADP3207A)                            |
| TI 6/25      | Modify 6/24-25        |          | New    | 0         | 47_CHARGER MAX8725-> +12V                           |
|              |                       |          | NB     | V         | 48_AD / BATT CONN                                   |
|              |                       |          | NB     | Δ         | 49_PWR PLANE & RESET LOGIC                          |
|              |                       |          | NB     | 0         | 50_VGA MXM CONN                                     |
|              |                       |          | New    | 0         | 51_SMALL BD CONN->check List                        |
|              |                       |          | New    | V         | 52_LVDS SWITCH->Power Map                           |

V finish

0 most  
Δ half

X not yet

No no change

Check MxM spec: OK

LT72

|                                                                                                                                                                                                   |                 |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title                                                                                                                                                                                             |                 |
| <b>SMALL BD CONN</b>                                                                                                                                                                              |                 |
| Size                                                                                                                                                                                              | Document Number |
| A3                                                                                                                                                                                                | Bali            |
| Date:                                                                                                                                                                                             | Rev             |
| Friday, February 13, 2009                                                                                                                                                                         | -1              |
| Sheet                                                                                                                                                                                             | of              |
| 51                                                                                                                                                                                                | 52              |

Adaptor  
+19.5VSB

|             |       |        |      |      |
|-------------|-------|--------|------|------|
| Without MXM | 11.1A | 216.5W | 140W | 119W |
| With MXM    | 13.4A | 261W   | 170W | 144W |


65% 55%

CPU: 2.45A

Memory, NB: 1.43A

+19.5V  
2.45A

+19.5V  
1.43A



U56  
VRD? ADP3207  
Switching  
REGULATOR

VCORE (S0, S1)

1D05V\_S0 (S0, S1)

1D05V\_S0, +1.05V\_VCCP\_P

DDR3 V\_1P5 (6A)

|        |                   |      |
|--------|-------------------|------|
| 1.5V   | VDD/VDDQ (S0, S1) | 6A   |
| 0.9V ? | VTT(S0)           | 1.2A |

U38

NB GMCH

|            |        |       |
|------------|--------|-------|
| 1.05V      | VTT    | 1.1A  |
| 1.05V      | VDD    | 2.2A  |
| 1.25/1.05V | VCC3_3 | 1.2A  |
| 3.3V       | VCC3_3 | 0.12A |
| 1.8V       | VCC3_3 | 0.01A |
| 1.5V       | VDD    | 0.2A  |
| 1.8V_S3    | VDD    | 0.4A  |

U36

SB ICH9M

|       |           |      |
|-------|-----------|------|
| 1.05V | VDD       | 1.2A |
| 1.5V  | VDD       | 2.4A |
| 3.3V  | VccCL3_3  | 0.4A |
| 3.3V  | VccRTC    | 6uA  |
| 3.3V  | VccSus3_3 | 0.2A |

U40

ETHERNET

|          |     |  |
|----------|-----|--|
| 3.3V TBD | VDD |  |
| 2.5V TBD | VDD |  |
| 1.2V TBD | VDD |  |

VCC5\_USB

|           |         |      |
|-----------|---------|------|
| USB X4 FR | VDD     | 2.0A |
| USB X4 RL | VDD     | 2.0A |
| 2XPS/2    | 5V/Dual | 1.0A |

U8

SUPER I/O

|        |     |                 |
|--------|-----|-----------------|
| VCC3_3 | VDD | +3.3V/DUAL 18mA |
|--------|-----|-----------------|

U51

HD AUDIO CODEC

|            |           |  |
|------------|-----------|--|
| +3.3V 40mA | V_5_CODEC |  |
| +5V 52mA   | V_5_CODEC |  |

+5V  
5VAA LDO  
REGULATOR  
MC78M05

V\_5\_CODEC

+3.3V

|          |     |      |
|----------|-----|------|
| X16 PCIE | VDD | 3.0A |
| 3.3V     | VDD | 3.0A |
| 12V      | VDD | 5.5A |

|           |     |        |
|-----------|-----|--------|
| PCIE x1   | VDD | 3.0A   |
| 3.3V      | VDD | 3.0A   |
| 12V       | VDD | 0.5A   |
| 3.3V/DUAL | VDD | 0.375A |

|                  |     |           |
|------------------|-----|-----------|
| IEEE1394/CARDBUS | VDD | 3.3V 0.3A |
|------------------|-----|-----------|

FAN: 0.2A  
MB: 0.5A  
HDD/ODD: 2A  
Buzzer: 2A

NB/SB: 0.6A  
LAN: 1A  
MB: 1A  
PCI-E: 2.8A

Jmicron380

U35  
3.3V/DUAL  
REGULATOR  
CEM2939A

3D3V\_S0

1D8V\_S0

1D5V\_S3

1D5V\_S0

V\_1P5\_MEM (S0, S1, S3)

4.4A

NB/SB: 0.6A

MB: 1A

PCI-E: 2.8A

VCC\_1P5\_ICH (S0, S1)

1P5\_S0 (S0, S1)

2.6A

NB/SB: 0.2+2.4A

VCC5\_SB  
MOS  
5V\_S0  
4.5A

VCC3\_SB  
MOS  
3D3V\_S0  
5.4A

1D5V\_S3  
MOS  
1D5V\_S0

V\_1P5\_MEM (S0, S1, S3)

4.4A

NB/SB: 0.6A

MB: 1A

PCI-E: 2.8A

VCC\_1P5\_ICH (S0, S1)

1P5\_S0 (S0, S1)

2.6A

NB/SB: 0.2+2.4A

Vcore  
REGULATOR  
TPS51120  
VCC\_MEM  
REGULATOR  
VCC5SB For efficiency  
Standby: 2A  
VCC3\_3SB  
5.4A

+19.5VSB

3.65A

VCC5\_SB

VCC3\_SB

VCC5\_USB

4A

USB: 4A

U35

3D3V\_S5

LDO

1D8V\_S5

4A

USB: 4A

U35

3D3V\_S5

LDO

1D8V\_S5

4A

USB: 4A

U35

3D3V\_S5

LDO

1D8V\_S5

4A

USB: 4A

U35

3D3V\_S5

LDO

1D8V\_S5

4A

USB: 4A

U35

3D3V\_S5

LDO

1D8V\_S5

4A

USB: 4A

U35

3D3V\_S5

LDO

1D8V\_S5

4A

USB: 4A

L372

緯創資通 Wistron Corporation  
2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                           |                |
|-------|---------------------------|----------------|
| Title | Power Map                 | Rev            |
| Size  | Document Number           | Bali           |
| Date  | Friday, February 13, 2009 | Sheet 52 of 52 |