


PCB STACK UP

The diagram illustrates the IWSM-F design architecture. At the center is the **Yonah/Merom 31W/35W** processor (478 Micro-FCPGA). To its left are power management components: **RUN POWER SW** (PG 39), **AC/BATT CONNECTOR** (PG 37), and **BATT CHARGER** (PG 37). To its right is the **CPU VR** (PG 34). Further right are several DC/DC converters: **DC/DC +3VSUS +5VSUS** (PG 39), **DC/DC +3VPCU +5VPCU** (PG 35), **DC/DC +1.05V +1.5V** (PG 38), and **CLOCKS** (ICS954206, PG 3).




		PROJECT : TW3 Quanta Computer Inc.	
Date: Tuesday, January 03, 2006	Document Number Block Diagram	Rev B2A	
Sheet 1 of 46			

Board Stack up Description


PCB Layers

Layer 1		TOP(Component,Other)
Layer 2		Ground Plane
Layer 3		IN1
Layer 4		IN2
Layer 5		Power Plane
Layer 6		IN3
Layer 7		Ground Plane
Layer 8		BOTTOM

Power On Sequencing Timing Diagram



Dothan Power-up Timing Specifications




T_a =VCC and VCCP assertion to VID[5:0] valid
 T_b =VID[5:0] stable to VCC valid
 T_c =BCLK stable to PWRGOOD assertion
 T_d =PWRGOOD to RESET# de-assertion time
 T_e =VCC,boot valid to PWRGOOD assertion time

Voltage Rails


Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VR_ON 0.726V-0.94V
VCCP Core voltage for CPU / NB	X				VR_ON
SMDDR_VTERM0.9V for DDR2 Termination voltage	X				MAINON
RVCC1.5	X	X	X		RVCC_ON
RVCC3	X	X	X		RVCCD
VCC1.5	X				MAIND
VCC2.5	X				MAINON
VCC3	X				MAIND
VCC5	X				MAIND
1.8VSUS	X	X			SUSON
3VSUS	X	X			SUSD
5VSUS	X	X			SUSD
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL
9VPCU	X	X	X	X	5VPCU


ACIN POWER ON TIMING




Voltage Rails	ON S0-S1	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VRON
GMCH_VTT Core voltage for GMCH 1.05V	X				MAINON
SMDDR_VTERM 0.9V for DDR II Termination voltage	X				MAINON
SMDDR_VREF 0.9V for DDR II Reference Voltage	X				MAINON
GMCH 1.5V	X				MAINON
1.8VSUS 1.8V for DDR II voltage	X	X			SUSON
2.5V	X				MAINON
3VPCU	X	X	X	X	VL
5VSUS	X	X			SUSON
3V	X				MAINON
5VPCU	X	X	X	X	VL
5VSUS	X	X			SUSON
3V	X				MAINON
VR	X	X	X	X	

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI#402	AD17	REQ2# / GNT2#	PIRQ C/D












PROJECT : TW3
Quanta Computer Inc.



Size	Document Number	Rev
	Calistoga_A(Host)	B2A
Date:	Tuesday, January 03, 2006	Sheet 6 of 46


















	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF





Don't connect to PCI device / Express card




PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
	ICH7-M PCI E(2 of 4)	B
Date:	Tuesday, January 03, 2006	Sheet 13 of 46





GPI025 /Suspend rail is a HW strap , don't pull down .








Level is incorrect !!

GPI038	Function
High	CRT
Low	DVI

Board ID	Function
ID [1:0]	00: TW3 01: DW1
ID2	0: SATA HDD 1: PATA HDD
ID [4:3]	Reserve







SMDDR_VREF_DIMM R89 0 SMDDR_VREF 7,39,44

Add for memory margin --Allen /0228




PROJECT : TW3

Quanta Computer Inc.


Size	Document Number	Rev
	DDR2 SO-DIMM(200P)	B2A
Date:	Tuesday, January 03, 2006	Sheet 16 of 46

DDRII DUAL CHANNEL A,B.


DDRII A CHANNEL



DDRII B CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDRR_VTERM



GMCH SDVO Signal to DVI Signal Bridge



18











PROJECT : TW3
Quanta Computer Inc.

Size	Document Number Empty	Rev B2A
Date:	Tuesday, January 03, 2006	Sheet 21 of 46





add GPU's I2CA stuff option to TMSD I2C pin if design DVI-I (CRT + TMSD).



Install for DVI


1Mbits

C: Add 9 X GND Pad for LAN controller.
(20050411)



C: Add these GND pin for via hole to GND Plane.

C: Add RC (R37 change to 200K, Add C101) delay to control LOM DISABLE#. (20050411)



C: Reserve R36. Change
LANRST# to PCIRST# source
from MB option
modify.(2005/04/11)




0804 REDUCING THE LANVCC NOISE




GigaLAN transformer







C:Change U1 from G528 to TPS2061




HDD,SATA Led



Battery Led





Wireless Led




Card reader Led


For Bottom Board









3 IN1 CARD READER (push-push)





Supporting MMC/SD/MS Cards
Molex P/N:DFHD23MS086




SATA HDD

PATA HDD

29




ODD




FOR PATA HDD

CN19	NI
C730	NI
C729	NI
CN18	HDD CON
R517	NI
Q25	2N7002
Q26	2N7002
R513	10K
R512	0
R168	470





EAPD
low:mute



HEADPHONE OUT/SPDIF

Check
Normal OPEN
for pin4/5.

SPEAKER CON.




Revision History		
REV	Description	Date
0	Initial Release	April 26, 2005

30 DIBN_HS

30 DIBP_HS


DIBN_HS

DIBP_HS






PCI-E Mini Card




Need one more wireless LED /mini card on MB ?
currently , No LED here






BLUETOOTH CONNECTOR




NEWCARD (PCIEXPRESS*1 + USB*1)



KeyBoard Interface







TOUCH PAD



PROJECT : TW3
Quanta Computer Inc.


Size	Document Number	Rev
T/P,FAN,KB		B2A
Date:	Tuesday, January 03, 2006	Sheet 34 of 46








ENV1	R433	10K
BADDR0	R434	10K
BADDR1	R435	10K 4 NC
SHBM	R436	10K

I/O Address	Index	Data
BADDR0-0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL, HCFGBAH, HCFGBAL)+1	Reserved
1 1		Reserved










AO4422: $I_d = 11A$, $R_{ds(on)} = 24m\ \Omega$, $Q_g = 19.8nC$
 FDS6676S: $I_d = 14.5A$, $R_{ds(on)} = 7.25m\ \Omega$, $Q_g = 43\ nC$









	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1



PROJECT : TW3
Quanta Computer Inc.


Size	Document Number	Rev
	Empty	B2A
Date:	Tuesday, January 03, 2006	Sheet 42 of 46






TPM (1.2)

B stage:
Change U10 footprint.




FOR EMI



B stage:
Change U10 Footprint

Debug Conn.



MODEL	REV	CHANGE LIST		Model	TW3 M/B	
				Page	From	To
TW3M M/B	B to 1223 					

A. G72M to G72MV

1. change P/N to G72MV (AJ073000T14)
2. Set VGA core to 1.0V fix.
3. Change PCI_DEVID.

B. VRAM 128MB to 64MB

- 1.follow config table to set RAM_CFG.
- 2.Change VRAM P/N to HYNIX.
- 3.VRAMx2

C. LAN GIGA to 10/100.

- 1.Change LAN chip to 8038(AJ080380000).
- 2.Change Rset resistor.
- 3.Change transformer.

D. SATA to PATA

- 1.Set ODD to slave.
- 2.Set HDD to master.
3. Remove SATA conn.
4. Add PATA conn.
5. Change board ID to PATA.
6. Install resistor to connect ODD and HDD LED.
7. NI resistor of SATA LED.

MODEL	REV	CHANGE LIST		Model	TW3 M/B		
				Page	From	To	
TW3M	1230 to 0102	Page 38	PC173 change to 470uF.	1	1A		
		Page 39	PC66 change to install.	2	1A		
		Page 41	PD7,PD21,PD22 change to CH501.	3	1A		
		Page 37	PD6,PD5 change to CH501.	4	1A		
		Page 26	CN12,CN9 USB connector change to DIP type.	5	1A		
		Page 29	CN25 pin25,26 and CN24 pin47,48 disconnect to GND.	6	1A		
		Page 23	CN6 pin27,28 disconnect to GND.	7	1A		
		Page 32	SW1,SW2 P/N change to DHP00FC1G16.	8	1A		
		Page 36	Change R454 to 100K,R508,R509 to 10K.	9	1A		
		Page 4	R101,R97,Q11 change to install.	10	1A		
		0102 to 0103	Page 6,7,8,9,10,11	Change U32 P/N to AJSL8Z20T17.(945GM)	11	1A	
			Page 12,13,14,15	Change U36 P/N to AJSL8YB0T12.(ICH7M)	12	1A	
	Page 44		Add C785 for EMI.	13	1A		
	Page 37		PR128 change to 3.9K.	14	1A		
				15	1A		
				16	1A		
				17	1A		
				18	1A		
				19	1A		
				20	1A		
				21	1A		
				22	1A		
			23	1A			
			24	1A			
			25	1A			
			26	1A			
			27	1A			
			28	1A			
			29	1A			
			30	1A			
			31	1A			
			32	1A			
			33	1A			
			34	1A			
			35	1A			
			36	1A			
			37	1A			
			38	1A			
			39	1A			
			40	1A			
			41	1A			
			42	1A			
			43	1A			
			44	1A			
			45	1A			
				 PROJECT : TW3 Quanta Computer Inc. Size Document Number Rev B1A Change List (B2A) Date: Wednesday, January 04, 2006 Sheet 46 of 46			
PROJECT: TW3		PCBA NO.	REV: 2B	DOC. NO :			
APPROVED BY : Johnson Hsu		CHECK BY : Titan Chiang	DRAWING BY : Tony Huang	DATE :05/05/2005	SHEET 1		