



AMD Geode™ LX EPIC RDK Reference Schematic

Page	Index	Page	Index
1	COVER PAGE	14	VGA CONNECTOR
2	REVISION HISTORY	15	ETHERNET - 10 / 100 MICREL KSZ8842
3	BLOCK DIAGRAM	16	AUDIO CODEC REALTEK ALC655
4	POWER ON & RESET SEQUENCE	17	SUPER IO ITE IT8712F & SPI BOOT FLASH
5	PCI & JTAG BLOCK DIAGRAM	18	ETHERNET CONN / USB CONN & PWR / uDOC
6	LX PROCESSOR DDR MEMORY	19	MINI PCI
7	DDR SODIMM CONNECTOR	20	PCI TO ISA BRIDGE ITE IT8888G
8	LX PROCESSOR VGA	21	IDE CONNECTOR
9	LX PROCESSOR PCI / SYSTEM	22	UART & FLOPPY CONNECTORS
10	LX PROCESSOR POWER	23	PARALLEL PORT, KEYBOARD, & MOUSE
11	CS5536 PCI / SYSTEM / PM / FWH	24	PC104 CONNECTORS
12	CS5536 IDE / USB / AC97 / LPC	25	POWER SUPPLIES
13	CS5536 POWER & CLOCK GENERATOR	26	TFT & LVDS CONNECTORS

NOTES:

- 1) UNLESS OTHERWISE SPECIFIED RESISTORS HAVE 5% TOLERANCE.
- 2) UNLESS OTHERWISE SPECIFIED CAPACITORS HAVE 20% TOLERANCE.

IMPORTANT NOTICE:

- 1. THIS DOCUMENT MAY NOT REFLECT THE MOST RECENT CHANGES IN BOARD DEVELOPMENT AND DEBUG. ANY DEVELOPER INTENDING TO USE THIS SCHEMATIC AS A REFERENCE SHOULD CONTACT THEIR LOCAL FIELD APPLICATIONS ENGINEER, REGIONAL SALES OFFICE, OR PROGRAM MANAGER FOR SCHEMATIC UPDATES, DESIGN RECOMMENDATIONS AND PCB LAYOUT GUIDELINES. AMD ALSO RECOMMENDS A DESIGN REVIEW OF BOTH THE SCHEMATIC DIAGRAM AND PCB LAYOUT BEFORE CONSIDERING PRODUCTION.
- 2. AMD RESERVES THE RIGHT TO CHANGE DESIGNS OR SPECIFICATIONS WITHOUT NOTICE. CUSTOMERS ARE ADVISED TO OBTAIN THE LATEST VERSIONS OF PRODUCT SPECIFICATIONS, WHICH SHOULD BE CONSIDERED IN EVALUATING A PRODUCT'S APPROPRIATENESS FOR A PARTICULAR USE.
- 3. AMD MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, FOR MERCHANTABILITY OR FITNESS FOR A PARTICULAR APPLICATION. IN NO EVENT SHALL AMD BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES AS A RESULT OF THE PERFORMANCE, OR FAILURE TO PERFORM, OF ANY AMD PRODUCT OR DOCUMENTATION.

© 2007 ADVANCED MICRO DEVICES, INC. ALL RIGHTS RESERVED. AMD, THE AMD ARROW LOGO, AMD GEODE, AND COMBINATIONS THEREOF ARE TRADEMARKS OF ADVANCED MICRO DEVICES, INC. OTHER NAMES USED IN THIS PUBLICATION ARE FOR IDENTIFICATION PURPOSES ONLY AND MAY BE TRADEMARKS OF THEIR RESPECTIVE COMPANIES.

IMPORTANT NOTES ABOUT THIS SCHEMATIC

DESIGN NOTE: Example text for the design note to show the note inside the colored box.	1) DESIGN NOTES in grey are information notes.
DESIGN NOTE: Example text for the design note to show the note inside the colored box.	2) DESIGN NOTES in yellow are notes of caution.
DESIGN NOTE: Example text for the design note to show the note inside the colored box.	3) DESIGN NOTES in red are critical, and must be understood and followed.


AMD CONFIDENTIAL


Advanced Micro Devices 1351 South Sunset St. Longmont CO 80501		
Title AMD GEODE™ LX EPIC RDK Reference Schematic		
Document Number 40744	Rev D	
Size B	Date: Wednesday, April 11, 2007	Sheet 1 of 26

REVISION HISTORY:

REV	DATE	NOTES
A	07-09-2006	* Initial Release
B	12-04-2006	* Page 8 - Changed LX symbol - DRGB6 pin from Y32 to AH8
C	01-19-2007	* Page 10 - Connected C102-C108 to Ground * Page 13 - Connected C133-C137 and C149-C152 to Ground
D	04-10-2007	* Page 13 - Added design note regarding USB VCORE supply.



AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont CO 80501			
Title AMD GEODE™ LX EPIC RDK Reference Schematic			
Document Number 40744		Rev D	
Size B	Date: Wednesday, April 11, 2007	Sheet 2	of 26



AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont CO 80501			
Title AMD GEODE™ LX EPIC RDK Reference Schematic			
Document Number 40744	Rev D		
Size B	Date: Wednesday, April 11, 2007	Sheet 3	of 26



SYSTEM POWER

VCC=+5.0V
 VCC3=+3.30V - BASEBOARD
 VCC3_EXT=+3.30V - PC104 SLOTS

AMD Geode™ LX Processor



VCORE=+1.25V
 VCCMEM=+2.60V
 MVREF=+1.3V
 VIO=+3.30V

AMD Geode™ CS5536

VCORE=+1.25V
 VCORESB=+1.225V
 VIO=+3.30V

MEMORY


VMEM=+2.60V
 MVREF=+1.3V




AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont CO 80501			
Title: AMD GEODE™ LX EPIC RDK Reference Schematic			
Document Number: 40744	Rev: D		
Size: B	Date: Wednesday, April 11, 2007	Sheet: 4	of: 26

PCI MASTER SETTING




PCI CLOCK SETTING



SEL66_33#	Function
1	PCI 66 MHz
0	PCI 33 MHz

JTAG DAISY CHAIN MODE WITH AMD GEODE™ CS5536 COMPANION DEVICE



AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont CO 80501



Title: AMD GEODE™ LX EPIC RDK Reference Schematic

Document Number: 40744 Rev: D

Size: B Date: Wednesday, April 11, 2007 Sheet: 5 of 26

DESIGN NOTE: See LX layout guidelines for latest recommendations on memory routing.

DESIGN NOTE: BA0,BA1 must be trace length matched to within 50 mils.

DESIGN NOTE: Swap series resistors on the DQS lines in order minimize the number of vias.

DESIGN NOTE: Swap series resistors on the address lines in order minimize the number of vias.

DESIGN NOTE: Do not swap series resistors on the DQS, DQM or Data lines with the Address or control lines.

DESIGN NOTE: Swap series resistors on the data lines in order minimize the number of vias.


DESIGN NOTE: Place data bus series resistors as close to the memory devices as possible.

DESIGN NOTE: Place DQS and DQM series resistors as close to the SODIMM connector as possible.

DESIGN NOTE: This schematic shows a non-parallel terminated DDR solution. There may be restrictions as to the total number of DRAMs and the number of banks supported on the SODIMM. See LX layout guidelines for current restrictions.

DESIGN NOTE: Place address and control series resistors as close to the processor as possible.

DESIGN NOTE: Use SDCLK pairs that are most convient for clean routing.



AMD CONFIDENTIAL





Advanced Micro Devices
 1351 South Sunset St.
 Longmont CO 80501

AMD

Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**

Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **6** of **26**



DESIGN NOTE: This schematic shows a non-parallel terminated DDR solution. There may be restrictions as to the total number of DRAMS and the number of banks supported on the SODIMM. See LX layout guidelines for current restrictions.

AMD CONFIDENTIAL


Advanced Micro Devices
 1351 South Sunset St.
 Longmont CO 80501

Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**

Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **7** of **26**


DESIGN NOTE: 8-bit Data Streaming Mode is the simplest data input mode, but is limited to 8-bits.



High Speed Input Port


DESIGN NOTE: When using 16 data capture mode (Mode 4 - BT.601), the TFT interface cannot be used due to pin sharing conflicts.

DESIGN NOTE: There are two conventions for connecting 24 bit panels. One is backward compatible with 18 bit panels. The connections defined here are backwards compatible.





DESIGN NOTE: The LSBs for each color (R0,R1,G0,G1,B0,B1) are not used in by 18-bit panels.



DESIGN NOTE: For 18-bit panels use OUT0, OUT1, and OUT2. For 24-bit panels use OUT0, OUT1, OUT2, and OUT3.



24-bit LVDS Transmitter



DESIGN NOTE: AGND_VGA should be an island with single point connection to the full ground plane to reduce noise content. Zero ohm resistor can be removed as long as above condition is met.



AMD CONFIDENTIAL


Advanced Micro Devices
1351 South Sunset St.
Longmont CO 80501

Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**





Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **8** of **26**



DESIGN NOTE: There are 8 PCI devices in this design requiring REQ / GNT pairs. Two 1 to 3 expanders are provided, giving a total of 7 pairs. Two pairs are mapped to the following three devices: Ethernet, MiniPCI and PC104 slot 3. Jumpers are provided to select.




	5	4	3	2	1	CORE	MEM
Off	Off	On	Off	Off	Off	500	400
Off	On	Off	Off	Off	On	500	333
Off	On	On	On	On	On	433	333
On	On	On	On	On	On	Bypass	Bypass



DESIGN NOTE: CLKFB output is used internally by the 8209 to produce the zero delay.



DESIGN NOTE: COREPLLVD, DOTPLLVD and GLPLLVD should each be an island with single point connection to the full ground plane to reduce noise content. Zero ohm resistor can be removed as long as above condition is met.



AMD CONFIDENTIAL


Advanced Micro Devices
1351 South Sunset St.
Longmont CO 80501


AMD

Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**






Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **9** of **26**






DESIGN NOTE: Any GPIO can be used as an IRQx or INT#x. There are significant bootloader configuration changes required if selection is different than shown. Changes are highly discouraged.



DESIGN NOTE: GPIO24/WORK_AUX is an open drain output, which requires a pullup resistor to achieve a high state. At initial standby power application the GPIO24/WORK_AUX pin defaults to GPIO24 and the GPIO24 defaults as an input. This default combination will leave the pin in a high state due to the pullup which is normally connected to VCC3SB. This circuit works around that behaviour so that Save to RAM will function correctly.





AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont CO 80501



Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**

Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **11** of **26**




LPC Header



DESIGN NOTE: Place series R near the audio CODEC.




DESIGN NOTE: USBPWR_EN1/2 and USB_OC# are used for a fully compliant USB design. See Option Schematics for fully compliant USB design.



DESIGN NOTE: Place series R near the IOC.

BOS1	BOS0	BOOT STRAP OPTIONS
0	0	LPC ROM OFF LPC
1	0	NOR FLASH OFF IDE INTERFACE
0	1	RESERVED
1	1	SST FWH OFF LPC (DEFAULT)

DESIGN NOTE: This design uses LVD (LVD_EN# tied low) to generate system reset. Since LVD only monitors Vcore in the working domain, the designer must guarantee that Vio and other required voltages are valid at or before Vcore. If this cannot be guaranteed, then RESET_WORK# must be used to hold system in reset until Vio and Vcore and any other required voltages are valid.



AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont CO 80501

Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**






Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **12** of **26**

DESIGN NOTE: Without UL approval of the internal VBAT circuitry, a 47 ohm resistor (R1) is required. UL approval is in process and is expected. With UL approval R1 can be removed.

DESIGN NOTE: If this schematic is used for future designs, R72 should be replaced with a 220_2A ferrite bead.

J1	
1-2	Normal
2-3	Clear CMOS



DESIGN NOTE: Swap series resistors on the clock lines in order minimize the number of vias.


AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont CO 80501

Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**

Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **13** of **26**



AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont CO 80501




Title **AMD GEODE™ LX EPIC RDK Reference Schematic**

Document Number **40744**


Rev **D**

Size **B** Date: **Wednesday, April 11, 2007**

Sheet **14** of **26**



PWRDN	Definition
L	Powerdown
H	Normal







AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont CO 80501




Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**

Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **15** of **26**












Buzzer



DESIGN NOTE: Use 14.318MHz external clock

AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont CO 80501		
Title: AMD GEODE™ LX EPIC RDK Reference Schematic		
Document Number: 40744	Rev: D	
Size: B	Date: Wednesday, April 11, 2007	Sheet: 16 of 26



AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont CO 80501

AMD

Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**

Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **17** of **26**

DESIGN NOTE:
 Reg. SGCR5 bit [15,9] = [1,0]
 LED3 = Act
 LED2 = Link





DESIGN NOTE: Place ESD protection components as close to the USB/Ethernet connector as possible.

DESIGN NOTE: When uDOC is used USB2 is not available.

DESIGN NOTE: Do not violate USB 2.0 routing requirements when routing USB2.

DESIGN NOTE: Jumper pins 3 & 4, 5 & 6 when uDOC is not used.

DESIGN NOTE: Pin 9 on header should be cut off.




M-Systems uDOC Connector

AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont CO 80501			
Title AMD GEODE™ LX EPIC RDK Reference Schematic			
Document Number 40744	Rev D		
Size B	Date: Wednesday, April 11, 2007	Sheet 18 of 26	


DESIGN NOTE: Route PCI CLOCK trace 1.5 inches shorter than other PCI clocks. Length of PCI clock on MiniPCI cards will typically be 1.5 inches. Confirm with card manufacturer.



DESIGN NOTE: Consult MiniPCI card manufacturer for any special design or layout considerations of MiniPCI slot to accommodate a particular MiniPCI card.

AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont CO 80501




Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**

Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **19** of **26**

DESIGN NOTE: Install in order to disable the bridge. This is a temporary measure.




AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont CO 80501

Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**



Document Number: **40744** Rev: **D**

Size: B Date: Wednesday, April 11, 2007 Sheet: **20** of **26**





AMD CONFIDENTIAL



Advanced Micro Devices 1351 South Sunset St. Longmont CO 80501		AMD	
Title AMD GEODE™ LX EPIC RDK Reference Schematic			
Document Number	40744	Rev	D
Size	Date: Wednesday, April 11, 2007	Sheet	21 of 26





COM1



COM2



FDD CNT



DESIGN NOTE: Jumpers for RS485 termination
 Install jumpers on 1-2 and 3-4 for COM1
 Install jumpers on 5-6 and 7-8 for COM2


AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont CO 80501

Title: AMD GEODE™ LX EPIC RDK Reference Schematic
 Document Number: **40744** Rev: **D**
 Size: B Date: Wednesday, April 11, 2007 Sheet: **22** of **26**


SUPER I/O KEYBOARD/MOUSE

DESIGN NOTE:
Place these three series resistor
components close to the Super I/O.




AMD CONFIDENTIAL


Advanced Micro Devices
1351 South Sunset St.
Longmont CO 80501





Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**
 Document Number: **40744** Rev: **D**
 Size: B Date: Wednesday, April 11, 2007 Sheet: **23** of **26**






DESIGN NOTE: For TFT support, VCORE must power up before VCC3. With this design, a simple RC is on the enable to the VCC3 regulator delays VCC3 relative to VCORE.





DESIGN NOTE: OPN's for the LX processor have a specified Vcore voltage of 1.25V or 1.20V. If using an OPN that has a Vcore of 1.2V then R3 should be 10K ohms.



DESIGN NOTE: LED is optional.




10 Pin ATX Type Power Connector



AMD CONFIDENTIAL


Advanced Micro Devices
 1351 South Sunset St.
 Longmont CO 80501

Title: **AMD GEODE™ LX EPIC RDK Reference Schematic**
 Document Number: **40744** Rev: **D**
 Size: B Date: Wednesday, April 11, 2007 Sheet: **25** of **26**



TFT Connector

LVDS Connector



DESIGN NOTE: J29: SET VOLTAGES FOR LCD AND BACKLIGHT:
 DEFAULT LCD: JUMPER PIN2 TO PIN4 = VCC
 DEFAULT BACKLIGHT: JUMPER PIN1 TO PIN3 = 12V

OPTIONAL: ON-BOARD SWITCHING OF VBKL

AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont CO 80501		
Title AMD GEODE™ LX EPIC RDK Reference Schematic		
Document Number 40744	Rev D	
Size B	Date: Wednesday, April 11, 2007	Sheet 26 of 26