BLOCK DIAGRAM



LG Electronics




























U7
M1535+
PART 2/3
X-BUS
AUDIO
KBD
SMBUS
SIO
USB
IR
FDD
PIO
VCC5B
VCC3B
VCC5M_1535
SA(4:18)
XD(0:7)
EM_OFF
LPC_AD3
LPC_AD2
LPC_AD1
LPC_AD0
MEMR#
MEMW#
IOR#
IOW#
AC_RST#
AC_BITCLK
AC_SYNC
AC_SDATAIN1
AC_SDATAIN0
AC_SDATAOUT
SMBCLK
SMBDATA
LPT_D(0:7)
LPT_ATFD#
LPT_INIT#
LPT_SLIN#
LPT_STRB#
LPT_BUSY
LPT_ACK#
LPT_PE
LPT_SLCT
LPT_ERROR#
RN4
RN503
RN6
R731
R730
R749
R742
TP4473
TP4470
TP4472
TP4471
TP4474
TP4454
TP4469
TP4456
TP4457
TP4458
TP4459
TP4462
TP5763
TP5764
TP5765
TP5766
TP4445
TP4446
TP4447
TP4448
TP4449
TP4450
TP4451
TP4452
TP4453
TP5756
TP5758
TP5759
TP5760
TP5761
TP5762
TP5784
TP5769
TP5770
TP5773
TP5774
TP5782
TP5779
TP5780
TP5781
TP5787
TP5767
TP5768
TP5785
TP5786
R724
R719
R664
R112
R98
R93
R676
R690
R695
R686
R707
R708
R771
R665
R709
R701
R687
RTS2#
DTR2#
RTS1#
DTR1#
CTS1#
DSR1#
DCD1#
RI1#
CTS2#
DSR2#
DCD2#
RI2#
GPI36
GPI35
GPI24
AC_BITCLK
RST_SYS#
AC_SDATAIN0
AC_SDATAIN1
GHI# GPO40
www.laptop-schematics.com
LG Electronics









RS200M Strapping Options



AD(31:30) FSB Speed	
00	100 MHz
01	133 MHz
10	166 MHz
11	66 MHz

AD(31:30) FSB Clock Speed

AD29 : Strap Configuration
1: Reduced Set / 0: Full Set

AD28 : Enable Spread Spectrum
1: Enable SS / 0: Disable SS

AD27 : Disable MCERR# Observations
1: Disable / 0: Enable

AD26 : Disable Bus Parking
1: Disable / 0: Enable

AD25 : Disable BINIT# Observations
1: Disable / 0: Enable

AD24 : Enable IOQ Pipelining
1: IOQ=12 / 0: IOQ=1

AD22 : REF27 Function
1: 27MHz REF Input / 0: PCICLK5 Output

AD21 : Clock Bypass
1: Test Mode / 0: Normal Mode

AD20 : PCI Clock Expansion (REQ3# & GNT3#)
1: PCICLK3 & PCICLK4 / 0: REQ & GNT Pair

AD14 : P4 Voltage Detection
1: 1.7V DT CPU / 0: 1.2V NT CPU

AD12 : Flat Panel ID4
FP_ID4

AD11 : Flat Panel ID3
FP_ID3

AD10 : Flat Panel ID2
FP_ID2

AD5 : Flat Panel ID1
FP_ID1

AD4 : Flat Panel ID0
FP_ID0

FP_ID(0:4)

AD3 : A-Link Enable
1: A-Link / 0: PCI-33

AD2 : Auto Calibration Enable
1 : Disable / 0 : Enable

AD1 : CPU Reset Forced to Be Shortened
1: Test Mode / 0: Normal Mode

AD0 : Default CFG for GC_Enable bit & AGPCLKOUT
1: '0' & 66MHz AGP / 0: '0' & 33MHz PCI

PCI_CBE3# : Production Test
1: Normal / 0: Production Test

PCI_CBE0# : Reserved
Set to 0 (only for A11,A12, A13)

PCI_ACT_REQ# : Internal Clock Generator Enable
1: Int. Clock / 0: Ext. Clock



	DTR2#	RTS2#	RTS1#	CLK32O	SPLED	SQWO	PCS1#	PCS0#	GPO34	LB#	GPO30 GPO29	ROMCS# GPO35
PULL HIGH	INTERNAL KEYBOARD PS2 MODE DEFAULT	ENABLE INTERNAL KEYBOARD DEFAULT	SIO BASE ADDRESS 0X3F0h	32K CLOCK TEST MODE ENABLE	AT POWER MODE	PENTIUM II MODE DEFAULT	GPI24 & GPO30 FUNCTIONS DEFAULT	DEISABLE 4Mb FLASH ROM MODE	CHIP TEST MODE DISABLE DEFAULT	ACTIVE HIGH TO POWER OFF	L,L-USB TEST MODE L,H -AUDIO/MODEM TEST MODE H,L-SUPER IO TEST MODE H,H-NORMAL OPERATION DEFAULT : H,H	FLASH ROM MODE SELECTION L,L-RESERVED L,H-ENABLE 8Mb Flash ROM SIZE H,L-DISABLE ALL FUNC. IN THIS CONFIG. DEFAULT:H,L H,H-ENABLE LPC FLASH ROM
PULL LOW	INTERNAL KEYBOARD AT MODE	DISABLE INTERNAL KEYBOARD	SIO BASE ADDRESS 0X370h DEFAULT	32K CLOCK TEST MODE DISABLE DEFAULT	ATX POWER MODE DEFAULT	PENTIUM/ K7 MODE	IOCHRDY & AEN FUNCTIONS	ENABLE 4Mb FLASH ROM MODE DEFAULT	CHIP TEST MODE ENABLE	ACTIVE LOW TO POWER OFF DEFAULT		

LG Electronics





RTC Circuitry



























LG Electronics



Place R932 to Memory Conn.





LG Electronics















LG Electronics



LG Electronics

LG Electronics





LG Electronics





SEL0	SEL1	IICCLK_H8	IICDATA_H8
LOW	LOW	ISOLATE	ISOLATE
HIGH	LOW	IICCLK_BAT0	IICDATA_BAT0
LOW	HIGH	IICCLK_TH	IICDATA_TH





LG Electronics



















LG Electronics