

QL1 BLOCK DIAGRAM

<http://hobi-elektronika.net>

01

PCB STACK UP 6L HDI

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

POWER

CPU Core
RT8152D P29

VCCP 1.05V
RT8209 P27


DDR Power
RT8207 P28

SYSTEM 5V/3V
RT8206 P26

Charger
ISL6251A P30

Discharge
P31





1.5V
RT9025 P27



PROJECT : QL1
Quanta Computer Inc.

 NB5	PROJECT : QL1 Quanta Computer Inc.				
	Size	Document Number			Rev
	Front Page			1A	
	Date:	Wednesday, August 26, 2009	Sheet	2	of

Clock Generator (CLK)







CK505 QFN64

ICS	ICS9LPRS355BKL	ALPRS355000
Silego	SLG8SP513VTR	AL8SP513000
Realtek	RTM875N-606-VD-GR	AL000875000

Change U18 footprint 8/20


FSC	FSB	FSA	CPU (MHz)	SRC (MHz)	PCI (MHz)	REF (MHz)	DOT96 (MHz)	USB (MHz)
0	0	0	266.6	100.0	33.3	14.318	96.0	48.0
0	0	1	133.3	100.0	33.3	14.318	96.0	48.0
0	1	0	200.0	100.0	33.3	14.318	96.0	48.0
0	1	1	166.6	100.0	33.3	14.318	96.0	48.0
1	0	0	333.3	100.0	33.3	14.318	96.0	48.0
1	0	1	100.0	100.0	33.3	14.318	96.0	48.0
1	1	0	400.0	100.0	33.3	14.318	96.0	48.0
1	1	1						

CPU Clock select





ITP_EN	Pin 53/54
0	SRC_0/SRC_0#
1	ITP/ITP#




LCCLK_SEL	Pin 20/21	Pin 24/25
0	DOT_96/DOT96#	LCCLK/LCCLK#
1	SRC_0/SRC_0#	27M/27M_SS




PROJECT : QL1
Quanta Computer Inc.

Size	Document Number	Rev 1A
CLOCK GENERATOR		
Date:	Wednesday, August 26, 2009	Sheet 3 of 31














Pin Name	Strap Description	Configuration
CFG2:0	FSB Frequency	000 = FSB1066 010 = FSB800 011 = FSB667 Other = Reserved
CFG4:3	Reserved	
CFG5	DMI x2 Select	1 = DMI x4 0 = DMI x2
CFG6	ITPM Host Interface	1 = ITPM disabled 0 = ITPM enabled
CFG7	Intel Management Engine Crypto TLS cipher suite with confidentiality	1 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
CFG8	Reserved	
CFG9	PCIe Graphics Lane	1 = Normal operation : Lane Numbered in Order 0 = Reverse Lanes
CFG10	PCIe Loopback enable	1 = Disabled 0 = Enabled
CFG11	ALLZ	1 = Disabled 0 = ALLZ mode enabled
CFG13	XOR	1 = Disabled 0 = XOR mode enabled
CFG14	Reserved	
CFG15	Reserved	
CFG16	FSB Dynamic ODT	1 = Dynamic ODT enabled 0 = Dynamic ODT disabled
CFG17	Reserved	
CFG18	Reserved	
CFG19	DMI Lane Reversal	1 = Reverse Lanes 0 = Normal operation : Lane Numbered in Order
Digital DisplayPort (SDVO/DP/HDIM) Concurrent with PCIe		1 = Digital DisplayPort (SDVO/DP/HDIM) and PCIe are operating simultaneously via the PEG port 0 = Digital DisplayPort (SDVO/DP/HDIM) or PCIe are operational
SDVO_CTRLDATA	SDVO Present	1 = SDVO/HDIM/DP interface enabled 0 = No SDVO/HDIM/DP interface disabled
L_DDC_DATA	Local Flat Panel (LFP) Present	1 = LFP Card Present; PCIe disabled 0 = LFP Disable
DDPC_CTRLDATA	Digital Display (DDIM/DDP) device present	1 = Digital display (DDIM/DDP) device present 0 = Digital display (DDIM/DDP) interface absent

- The recommended pull-up resistor value is 4.02 kΩ ±1%.
- The recommended pull-down resistor value is 2.21 kΩ ±1%.



Check list note : CL_REF=0.35V






PROJECT : QL1
Quanta Computer Inc.

Size	Document Number	Rev
	Cantiga SFF (DDRII)	1A
Date:	Wednesday, August 26, 2009	Sheet 8 of 31

Ivcc internal VGA 2.4A
(Shape or 140mils)


VCC 2200mA



CANTIGASFF_1p0

- 1. Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially
- 2. VCC_AXG_SENSE PU to +VGF_X_CORE_INT with 10ohm and VSS_AXG_SENSE PD with 10ohm for Intel suggest

DDR2-667 2.6A
DDR2-800 3A
(Shape or 140mils)



CANTIGASFF_1p0

POWER

VCC SM


VCC GFX NCTF

VCC GFX



VCC GFX


VCC SM LF

UMA 9.6A(GM45)
(Plane or shape)



Layout Note:
Inside GMCH cavity.





South Bridge Strap Pin (2/3)











Pin Name	Strap description	Sampled	Configuration	PU/PD						
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0							
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default							
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default							
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable							
GNT0#	Boot BIOS Selection 0	PWROK	<table><tr><th>PCI_GNT#0</th><th>SPI_CS#1</th><th>Boot Location</th></tr><tr><td>0</td><td>1</td><td>SPI</td></tr></table>	PCI_GNT#0	SPI_CS#1	Boot Location	0	1	SPI	
			PCI_GNT#0	SPI_CS#1	Boot Location					
0	1	SPI								
<table><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>1</td><td>1</td><td>LPC(Default)</td></tr></table>	1	0	PCI	1	1	LPC(Default)				
1	0	PCI								
1	1	LPC(Default)								
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK								

PCI PULL-UP


USBOC# PULL-UP

PROJECT : QL1
Quanta Computer Inc.

Size	Document Number	Rev
NB5	ICH9M SFF (USB/PCIE/DMI)	1A
Date:	Wednesday, August 26, 2009	Sheet 13 of 31




BOARD ID	ID5	ID4	ID3	ID2	ID1	ID0	NOTE
GS40	0	0	0	0	0	0	
GS45	0	0	0	0	0	1	



PROJECT : QL1
Quanta Computer Inc.
MV CULV

<http://hobi-elektronika.net>

15






PROJECT : QL1
Quanta Computer Inc.

Size	Document Number ICH9M SFF (Power/GND)
------	---

Rev
1A


Date: Wednesday, August 26, 2009 Sheet 15 of 31





SMbus address A0

SO-DIMM1 SPD Address is 0xA4
SO-DIMM1 TS Address is 0x34


Backlight Control(LDS)




LED Panel(LDS)




LED Panel POWER SWITCH(LDS)




Lid SWITCH(LDS)




Camera(CCD)



CRT PORT (CRT)



HDMI(HDM)






	PDT	CHR	PIM
R631	NC	0	0
R596	NC	4.7K	NC
R605	NC	NC	NC
R608	4.7K	NC	NC
R558	100K	NC	NC
R594	499	1.2K	4.7K
R550	7.5K	7.5K	NC
R552	20K	20K	NC
R595	NC	NC	4.7K
Q31	2N7002	NC	NC
R606	NC	4.7K	NC


Vendor:PDT P/N:AL008101000
Vendor:CHR P/N:AL007318001
Vendor:PIM P/N:ALP411LS001




PROJECT : QL1
Quanta Computer Inc.



PORT	PLACE TO
MONO OUT	X
PORT A	AUDIO OUT
PORT B	MIC
PORT C	X
PORT D	Internal Speakers
PORT E	X
PORT F	X
DM	Internal DIGITAL MIC



SA_A# -->EXT Audio
SA_B# -->EXT MIC
Audio JACK: Normal Open



AUDIO AMPLIFIER


Add amplifier 8/20

6017A2 Gain Table

GAIN0	GAIN1	AV(INV)
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




AL001A31K04
AL6017A2K12
APA2031 AL002031K00




PROJECT : QL1
Quanta Computer Inc.

Rev	Document Number	Rev
1A	Azalia ALC272/BT CONN	1A
1	1	1



2.5" SATA HDD(HDD)



The diagram illustrates the electrical connections for the MINI-CARD1 (AS08241-S50U-7F) module, centered around the CN14 connector. It shows the mapping of signals between the module's pins and the external system components.

Power and Ground Connections:



- +3V_WLAN:** Connected to pins 51, 49, 47, 45, 43, 39, 37, 35, 33, 31, 29, 27, 25, 23, 21, 19, 17, 15, 13, 11, 9, 7, 5, 3, and 1.
- +1.5V_Mini1_VDD:** Connected to pins 52, 50, 48, 46, 44, 42, 40, 38, 36, 34, 32, 30, 28, 26, 24, 22, 20, 18, 16, 14, 12, 10, 8, 6, 4, 2, and 1.
- GND:** Connected to pins 53, 54, 52, 50, 48, 46, 44, 42, 40, 38, 36, 34, 32, 30, 28, 26, 24, 22, 20, 18, 16, 14, 12, 10, 8, 6, 4, 2, and 1.

Signal Connections:

- EC_DEBUG1:** Connected to pin 47 (Debug(PCIRST#)).
- PCIE_TXP1:** Connected to pin 33 (PETp0).
- PCIE_TXN1:** Connected to pin 31 (PETn0).
- PCIE_RXP1:** Connected to pin 25 (PERp0).
- PCIE_RXN1:** Connected to pin 23 (PERn0).
- CLK_LPC_DEBUG:** Connected to pin 21 (GND).
- PLTRST#:** Connected to pin 19 (Reserved).
- CLK_PCIE_WLANP:** Connected to pin 13 (REFCLK+).
- CLK_PCIE_WLANN:** Connected to pin 11 (REFCLK-).
- CLK_WLAN_OE#:** Connected to pin 9 (GND).
- MINICAR_PME#:** Connected to pin 7 (CLKREQ#).
- MINI_BLE:** Connected to pin 48 (LED_WPAN#).
- RF_LINK#:** Connected to pin 46 (LED_WLAN#).
- USBP8+:** Connected to pin 38 (USB_D+).
- USBP8-:** Connected to pin 36 (USB_D-).
- CGDAT_SMB:** Connected to pin 32 (SMB_DATA).
- CGCLK_SMB:** Connected to pin 30 (SMB_CLK).
- PLTRST#:** Connected to pin 22 (PERST#).
- RF_EN:** Connected to pin 20 (W_DISABLE).
- LAD0:** Connected to pin 16 (Reserved).
- LAD1:** Connected to pin 14 (Reserved).
- LAD2:** Connected to pin 12 (Reserved).
- LAD3:** Connected to pin 10 (Reserved).
- LFRAME#:** Connected to pin 8 (Reserved).
- PCIE_WAKE#:** Connected to pin 1 (GND).

Resistors and Other Components:



- R109:** 0.1 ohm resistor connected to pin 19.
- R116:** 0.1 ohm resistor connected to pin 17.
- R96:** 0.4 ohm resistor connected to pin 48.



3G@MINI-CARD2(AS0B241-S50U-7F)





Add CD for LG request 8/18

Pin connection diagram for the JSIM1 module. The module is a blue square with pins 1-14. Pin 1 is UIM_CLK, Pin 2 is UIM_PWR, Pin 3 is UIM_VPP, Pin 4 is UIM_RST, Pin 5 is UIM_DATA. Pin 6 is CLK(C3), Pin 7 is N/A(C8), Pin 8 is N/A(C9), Pin 9 is Wltro_CD, Pin 10 is CD. Pin 11 is GND(C5), Pin 12 is VPP(C6), Pin 13 is RST(C2), Pin 14 is DATA(C7). The module is labeled '3G@Sim-Conn-CE015'.





PROJECT : QL1
Quanta Computer Inc.




Size	Document Number MINI PCIE (WLAN/WMAX/3G)	Rev 1A
Date:	Wednesday, August 26, 2009	Sheet 21 of 31



HOLE














Touch Pad D/B (TPD)

20090821:
Add TPD Right / Left side LED





KEYBOARD PULL-UP








 NB5	PROJECT : QL1 Quanta Computer Inc.			
	Size	Document Number FAN/THERMAL		
Date: Wednesday, August 26, 2009		Sheet 25	of	31





Add two cap for EMI 8/6











QW6 DV1 to QL1 DV1 modify list:

- Page 3 : 1. ADD BOM R249 475ohm.
2. Change BOM R233,R279 2.2Kohm.
3. Link NET PU_BSEL0,CPU_BSEL1,CPU_BSEL2
4. C361, C362, C365 stuff 10pF for EMI.
- Page 12: 1. C243 modify 10pF for EMI.
- Page 17: 1. Change U1 footprint 6pin to 5pin.
2. C422, C423 modify for EMI.
- Page 18: 1. ADD BOM R156 4.7kohm.
2. Stuff L25 for EMI.
3. L1, L2, L3 modify BK1608LL680 for EMI.
- Page 19: 1. Audio CODEC modify to ALC272 + AMP from ALC269 for LG request.
- Page 21: 1. Add WLAN module power switch circuit.
2. Add 3G module power switch.
3. Use one 0 ohm for JSIM1 pin 10 (CD) contact with CN15 pin 7 (CLKREQ#) , but not stuff 0 ohm.
- Page 22: 1. Change LED Color (ORANGE/BLUE) .
2. LED circuit modify no stuff.
3. Add SMART Button & LED & RF LED line for CN4.
- Page 23: 1. Add Smart Button line contact with EC.
- Page 24: 1. Add TPD Right/ Left side LED.
- All page: 81,C88,C89,C148,C167,C348,C351,C353 footprint from Ecap3_5x2_8-3-1_1h change to cc3528-1_1h.



PROJECT : QL1
Quanta Computer Inc.

Size B	Document Number Modify list	Rev 1A
Date: Wednesday, August 26, 2009		
Sheet	32	of 32