



LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT




PCB Layers

Layer 1		TOP
Layer 2		GND
Layer 3		IN1
Layer 4		IN2
Layer 5		SVCC
Layer 6		IN3
Layer 7		GND
Layer 8		BOTTOM

Power On Sequencing Timing Diagram



Penryn Power-up Timing Specifications




Ta=VCC and VCCP asseration to VID[6:0] vaild
Tb=VID[6:0] stable to VCC vaild
Tc=BCLK stable to PWRGOOD asseration
Td=PWRGOOD to RESET# de-asseration time
Te=Vcc,boot vaild to PWRGOOD asseration time

Voltage Rails

Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE	V				VRON
+1.5V	V				MAINON
+1.05V	V				MAINON
5V_S5/3V_S5	V	V	V	V	S5_ON
5VSUS/3VSUS/1.5VSUS	V	V			SUSON
SMDDDR_VTERM/+3V/+5V/+15V/+1.8V	V				MAINON
+VGACORE/+VGA1.1V	V				MAINON
LANVCC	V	V			LAN_ON
3VPCU	V	V	V	V	VL
5VPCU	V	V	V	V	VL


ACIN POWER ON TIMING







PROJECT : KL1
Quanta Computer Inc.

Size Custom	Document Number	SYSTEM INFORMATION		Rev A1A
Date: Friday, March 06, 2009	Sheet 2	of 43		





ITP_TDI R41 54.9/F 4

ITP_TMS R34 54.9/F 4



ITP_TDO R37 *54.9/F 4@NC

ITP_BPM#5 R29 54.9/F 4


H_CPU_RST# R459 *51/F 4@NC

ITP_TCK R31 54.9/F 4

ITP_TRST# R35 54.9/F 4



(11) M_A_DQ[63:0]



CANTIGA_PM

DDR SYSTEM MEMORY A


SA_BS_0
SA_BS_1
SA_BS_2

SA_RAS#
SA_CAS#
SA_WE#


SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14



(12) M_B_DQ[63:0]



CANTIGA_PM

DDR SYSTEM MEMORY B


SB_BS_0
SB_BS_1
SB_BS_2

SB_RAS#
SB_CAS#
SB_WE#

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7


SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7


SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14





PROJECT : KL1
Quanta Computer Inc.









Place these Caps near So-Dimm0



 PROJECT : KL1 Quanta Computer Inc.		Rev A1A
Size Custom	Document Number DDR3 DIMM-0(H=5.2)	
Date: Friday, March 06, 2009	Sheet 11 of 43	





Place these Caps near So-Dimm1






Size Custom:	Document Number NV10X (PCIE I/F) 1/5	Rev A1A
Date:	Friday, March 06, 2009	Sheet 13 of 43



N10P-GE1 Straps
N10M-GS1 Straps
GPIO ASSIGNMENTS

GPI/O	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VIO0
6	OUT	N/A	NVVDD VIO1
7	OUT	N/A	FBVDD VIO0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL



N10P-GE1 55nm / 40nm		N10M-GS1 55nm / 40nm	
R167	15K/F	R167	15K/F
R165	NC	R165	NC
R487	NC	R487	NC
R473	15K/F	R473	10K/F

Logical Strap Bit Mapping

5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

STRAP TABLE

```


STRAP0: USER[3:0]
STRAP1: 3GIO PADCFG[3:0]
STRAP2: PCI DEVID[3:0]
ROM SCLK: PCI DEVID EXT, SUB VENDOR, SLOT CLK CFG, FEX PLL EN TERM
ROM SI: RAMCFG[3:0]
ROM SO: XCLK 417, FB 0 BAR SIZE, SMB ALT ADDR, VGA DEVICE

```


KL1 STRAP FUNCTION MAPPING

```
USER[3:0]: 1111
3GIO PADCFG[3:0]: 0001 NoteBook
PCI DEVID[3:0]: 0001
SUB_VENDOR: 0 No Vedio BIOS ROM
SLOT CLK CLG: 1 GPU AND MCH USE COMMON REF CLOCK
PEX PLL EN TERM: 0 DISABLE PEX_PLL TERMINATION
RAMCFG[3:0]: 0000 AND 0001
XCLK_417: 1 USING 27MHz
FB 0 BAR SIZE:
SMB ALT ADDR:
VGA DEVICE:
```


ROM SI	RAMCFG LSIT:		
PD R175:45K/F	0111	SAMSUNG K4J10324QD-HC12	32M32b * 4PCS
PD R175:30K/F	0101	QIMONDA HYB18H1G321AF-11	32M32b * 2PCS



HDCP ROM




VGA Thermal Sensor




THERMAL TRACE CONSTRAINTS
Use 10MIL Guard(GND) Trace around THERMDC and THERMDA


NVVDD Decoupling



Place near balls




Place near BGA



N10x	55nm	40nm
C187	0.022U	0.01U
C198	0.1U	0.01U
C190	0.1U	0.01U
C235	NC	1U
C217	NC	1U
C277	4.7U	1U
C255	4.7U	4.7U
C236	4.7U	NC
C299	NC	10U
C264	NC	10U
C262	NC	10U


N10P-GE1: +VGACORE +0.90V (Normal)

power up sequence



+VGACORE (37,38,42)

U28G




GROUND



PROJECT : KL1
Quanta Computer Inc.






Group 2: D16~D23

Group 3: D24~D31

Group 0: D0~D7




Group 1: D8~D15

N10x	55nm	40nm
Q0	0.31	32.63
Q00	A4	A4
Q01	RA5	RA5
Q02	A5	A5
Q03	BA1	BA1
Q04	A2	A2
Q05	A4	A4
Q06	A3	A3
Q07	CS1*	CS1*
Q08	CS0*	CS0*
Q09	A11	A11
Q10	QAS*	QAS*
Q11	WE*	WE*
Q12	BA0	BA0
Q13	A5	A5
Q14	A12	A12
Q15	RETC0*	RETC0*
Q16	A7	A7
Q17	A10	A10
Q18	CKE	CKE
Q19	A8	A8
Q20	A8	A8
Q21	A8	A8
Q22	A2	A2
Q23	A8	A8
Q24	A3	A3
Q25	A1	A1
Q26	A13	A13
Q27	BA2	BA2
Q28		
Q29	CS0*	CS0*
Q30	QDRCST*	QDRCST*



N10x	55nm	40nm
R71	0	NC
R64	NC	0
R85	0	NC
R89	NC	0

Place near VRAM side



QIMONDA: HYB18H1G321AF-11



SAMSUNG: K4J10324QD-HC12

Group 6: D48~D55

Group 5: D40~D47







Group 4: D32~D39

Group 7: D56~D63




QIMONDA: HYB18H1G321AF-11

SAMSUNG: K4J10324QD-HC12




CRT SWITCH



UMA & Discrete setting
LVDS Discrete / UMA

R27	0	NC
R33	0	NC
R51	0	NC
R400	0	NC
R18	0	NC
R5	0	NC
R422	0	NC
R28	NC	0
R36	NC	0
R53	NC	0
R401	NC	0
R17	NC	0
R4	NC	0
R417	NC	0



PROJECT : KL1
Quanta Computer Inc.

Size Document Number

Custom




CRT CONN




Rev


A1A

Date: Friday, March 06, 2009

Sheet 20 of 43








EXPRESS CARD (NEW CARD)

MINI CARD PCI-E (WWAN)


MINI CARD PCI-E (WLAN)

MINI CARD PCI-E (CARD)

PCI-E-LAN



512K byte SPI ROM
For HDCP only





USB Connector
USB Connector
CCD Module








BLUETOOTH


EXPRESS CARD


USB Connector
USB+E-SATA Connector
WWAN Min-Card
WLAN Min-Card




PROJECT : KL1
Quanta Computer Inc.










Charger+SIM CARD B to B 60PIN CONN




6 IN1 CARD-READER (PUSH-PUSH)






Support SD/SD PRO/MMC/MS/MS PRO/xD Cards




PROJECT : KL1
Quanta Computer Inc.

Size Custom	Document Number B to B CONN & CR SOCKET	Rev A1A
Date: Friday, March 06, 2009	Sheet 28 of 43	






RJ45 CONN




E-SATA RE-DRIVER


SATA_TXP5	R283	0 4	SATA_TXP5-R1
SATA_TXN5	R282	0 4	SATA_TXN5-R1
SATA_RXP5	R281	0 4	SATA_RXP5-R1
SATA_RXN5	R280	0 4	SATA_RXN5-R1



EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output




USB + eSATA CONNECTOR






USBX3




32




33




```
INTEL WLAN
CARD PIN 20
W_DISABLE#
have
internal
pull-up 110k
ohm
```




SLIDE BAR CONN




POWER BUTTON/B CONN




VIN CABLE CONN




SATA CD-ROM




SATA-HDD CONNECTOR




BLUETOOTH



LED




TOUCH PAD




PROJECT : KL1
Quanta Computer Inc.

Size Custom Document Number T/P, NEW CARD, B/T, LED Rev A1A
Date: Friday, March 06, 2009 Sheet 36 of 43


FAN CONTROL



Logo LED CONN




EMI CAPACITORS




37




WLAN & WWAN CABLE HOLE (NON-PTH)




(NON-PTH)





M/B SCREW HOLE





CHARGER+SIM/B NUT



POWER/B NUT




KEYBOARD



For EMI request


CCD MODULE



PROJECT : KL1
Quanta Computer Inc.

Size Custom Document Number **FAN & K/B CONN, CCD, HOLES, EMI** Rev A1A
Date: Friday, March 06, 2009 Sheet 37 of 43


DISCHARGE



PROJECT : KL1
Quanta Computer Inc.


DC/DC 3VPCU/5VPCU/+15V

Ton:OUT1/OUT2 Switching Frequency
VCC: 200kHz/300kHz
OPEN (REF): 400kHz/300kHz
GND: 400kHz/500kHz



REFIN2: DYNAMIC 0 to 2V
REFIN2 = RTC: 1.05V Fixed
REFIN2 = VCC: 3.3V Fixed

LDO = 5V (LDOREFIN = GND) or
LDOREFIN RANGE: 0.3V to 2V
LDO = 2x LDOREFIN




VGA Core & VCC1.1

NV10M +0.92Volt +/- 5%
 Countinue current:13A
 Peak current:16A
 OCP minimum 18A

NV10P +1.1Volt +/- 5%
 Countinue current:20A
 Peak current:23A
 OCP minimum 28A

42



NV10M del PQ34 and PR35 , PR122 change to 2.32K(CS22322FB01)

V_PWRCNTL	N10P-GE1		N10M-GS1	
	PR15	56K/F P/N:CS35602FB11	PR15	47K/F P/N:CS34702FB11
PR23	PR23	150K/F P/N:CS41502FB18	PR23	1.43M/F P/N:CS51432FB10
	PR120	82.5K/F P/N:CS38252FB17	PR120	93.1K/F P/N:CS39312FB15
Low	Low	0.9V	Low	0.9V
	High	1.10V	High	0.92V

N10x	VGA_GPIO6	V_PWRCNTL	PERFORMANCE STATE	N10P-GE1	N10M-GS1
55nm	Low	Low	HD DVD/SD DVD/MAX BAT	0.9V	0.9V
	High	High	MAX PERFORMANCE	1.10V	0.92V
40nm	Low	Low	HD DVD/SD DVD/MAX BAT	0.9V	0.9V
	High	High	MAX PERFORMANCE	1.10V	0.92V



PROJECT : KL1
Quanta Computer Inc.

Size B Document Number

VGA Core (OZ8119)

Date: Friday, March 06, 2009 Sheet 42 of 43

Rev A1A

KL1 SYSTEM POWER BLOCK DIAGRAM

43

