


LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

LL6_MV Montevina Block Diagram



Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+19V	18, 33, 34, 35, 36, 37, 38, 39	MAIN POWER		S0~S5
+3VRTC	+3.0V~+3.3V	13, 16, 32	RTC		S0~S5
3VPCU	+3.3V	13, 18, 22, 24, 30, 32, 33, 34, 36, 37	8051 POWER		S0~S5
5VPCU	+5V	30, 33, 34, 35, 36, 37, 38	LCD/CHARGE POWER		S0~S5
+15V	+15V	18, 26, 33, 37	LARGE POWER	5VPCU	S0~S5
LANVCC	+3.3V	22, 33	LAN POWER	LAN_ON	
5VSUS	+5V	18, 30, 33, 38	SLP_S5# CTRLD POWER	SUSON	
3VSUS	+3.3V	14, 15, 27, 28, 29, 32, 33, 38	SLP_S5# CTRLD POWER	SUSON	
1.8VSUS	+1.8V	10, 33, 36		SUSON	
1.5VSUS	+1.5V	07, 09, 10, 11, 12, 33, 35	SODIMM POWER CALISTOGA/ICH8 POWER	SUSON	
SMDDR_VREF_DIMM	+0.75V	11, 12	SODIMM POWER		
+5V	+5V	16, 17, 18, 19, 21, 23, 24, 25, 32, 33, 34	SLP_S3# CTRLD POWER	MAINON	
+3V	+3.3V	03, 05, 07, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38	SLP_S3# CTRLD POWER	MAINON	
+1.5V	+1.5V	05, 10, 13, 14, 15, 16, 21, 27, 28, 29, 35	CALISTOGA/ICH8 POWER	MAINON	
+1.05V	+1.05V	03, 04, 05, 06, 07, 09, 10, 13, 16, 33, 36, 38	CPU/CALISTOGA/ICH8 POWER	MAINON	
VCC_CORE	+0.7V~+1.77V	04, 05, 33, 38	CPU CORE POWER	VRON	
LCDVCC	+3.3V	18	LCD Power	INT_DISP_ON	
+5VHDD	+5V	23	HDD Power	MAINON	
MBATV	+10V~+17V	32, 34	MAIN BATTERY	D/C#	

		PROJECT : LL6	
		Quanta Computer Inc.	
Size B	Document Number		Rev 1A
		FRON TPAGE	
Date: Wednesday, July 15, 2009		Sheet	2 of 36











(3,7,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,34,35,36)
(3,4,6,7,9,10,13,16,30,31,34,36)
(10,13,14,16,24,25,33)
(4,31,36)

+3V
+1.05V
+1.5V
VCC_CORE

05





MCH_CFG_5 DMIX2 selection

Low: DMIX2

High: DMIX4 (Default)

MCH_CFG_16 FSB Dynamic ODT

Low: Dynamic ODT disabled

High: Dynamic ODT enabled (Default)

MCH_CFG_9 PCI Express Graphic Lane

Low: Reverse Lane

High: Normal operation(Default)

MCH_CFG_19 DMI Lane Reversal

Low: Normal (Default)

High: Lane Reversed

MCH_CFG_6 ITPM Host Interface

Low: ITPM Host Interface enabled

High: ITPM Host Interface disabled (Default)

MCH_CFG_7 Intel (R) Management Engine Crypto

Low = Intel Management Engine Crypto Transport

Layer Security (TLS) cipher suite with no

confidentiality

High = Intel Management Engine Crypto TLS cipher

suite with confidentiality (default)

MCH_CFG_10 PCIe Lookback Enable

Low: Enabled

High: Disabled (Default)

MCH_CFG_12/13 XOR/ALLZ/CLOCK Un-gating

MCH_CFG_12 MCH_CFG_13 Configuration

0 0 Reserved

1 0 XOR Mode enabled

0 1 All-Z Mode enabled

1 1 Normal operation (Default)

TP16 AL34

TP17 AK34

TP18 AN35

TP20 AM35

CFG_0

CFG_1

CFG_2

CFG_3

CFG_4

CFG_5

CFG_6

CFG_7

CFG_8

CFG_9

CFG_10

CFG_11

CFG_12

CFG_13

CFG_14

CFG_15

CFG_16

CFG_17

CFG_18

CFG_19

CFG_20

PM_SYNC#

H_DPSTP#

PM_EXTSW0

PM_EXTSW1

DELAY_VR_PWRGOOD

FLT_RST#

DM_THRMTSRM

DPRSLPVR

R333

R334

R335

R336

R337

R338

R339

R340

R341

R342

R343

R344

R345

R346

R347

R348

R349

R350

R351

R352

R353

R354

R355

R356

R357

R358

R359

R360

R361

R362

R363

R364

R365

R366

R367

R368

R369

R370

R371

R372

R373

R374

R375

R376

R377

R378

R379

R380

R381

R382

R383

R384

R385

R386

R387

R388

R389

R390

R391

R392

R393

R394

R395

R396

R397

R398

R399

R400

R401

R402

R403

R404

R405

R406

R407

R408

R409

R410

R411

R412

R413

R414

R415

R416

R417

R418

R419

R420

R421

R422

R423

R424

R425

R426

R427

R428

R429

R430

R431

R432

R433

R434

R435

R436

R437

R438

R439

R440

R441

R442

R443

R444

R445

R446

R447

R448

R449

R450

R451

R452

R453

R454

R455

R456

R457

R458

R459

R460

R461

R462

R463

R464

R465

R466

R467

R468

R469

R470

R471

R472

R473

R474

R475

R476

R477

R478

R479

R480

R481

R482

R483

R484

R485

R486

R487

R488

R489

R490

R491

R492

R493

R494

R495

R496

R497

R498

R499

R500

R501

R502

R503

R504

R505

R506

R507

R508

R509

R510

R511

R512

R513

R514

R515

R516

R517

R518

R519

R520

R521

R522

R523

R524

R525

R526

R527

R528

R529

R530

R531

R532

R533

R534

R535

R536

R537

R538

R539

R540

R541

R542

R543

R544

R545

R546

R547

R548

R549

R550

R551

R552

R553

R554

R555

R556

R557

R558

R559

R560

R561

R562

R563

R564

R565

R566

R567

R568

R569

R570

R571

R572

R573

R574

R575

R576

R577

R578

R579

R580

R581

R582

R583

R584

R585

R586

R587

R588

R589

R590

R591

R592

R593

R594

R595

R596

R597

R598

R599

R600

R601

R602

R603

R604

R605

R606

R607

R608

R609

R610

R611

R612

R613

R614

R615

R616

R617

R618

R619

R620

R621

R622

R623

R624

R625

R626

R627

R628

R629

R630

R631

R632

R633

R634

R635

R636

R637

R638


R639

R640


R641




R642



R643














SB Strap

ICH9-M Internal VR
Enable strap
(Internal VR for
VccSus1_05, VccSus1_5
and VccCL1_5)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---

XOR Chain Entrance Strap

ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1

ICH9 Boot BIOS select

STRAP	PCI_GNT0#	SPI_CS#1
SPI	0	1
PCI	1	0
LPC	1	1

(default)

*1K/F_4	R278	GNT0# (14)
*1K/F_4	R187	SPI_CS#1_R (14)

A16 swap override strap	
PCI_GNT#3	Low = A16 swap override enabled Hi = Default

*1K/F_4	R273	GNT3# (14)
---------	------	------------

No Reboot Strap	
ACZ_SPKR	Low: Default Hi: No reboot

+3V	R254	*1K/F_4	ACZ_SPKR (15,20)
-----	------	---------	------------------

TPM physical presence	
ICH_GPIO57	Low: Default

3V_S5	R402	*10K/F_4	ICH_GPIO57 (15)
	R403	100K/F_4	

ACZ_RST#	R269	33_4	ACZ_RST# AUDIO (20)
ACZ_SDOUT	R271	33_4	ACZ_SDOUT AUDIO (20)
ACZ_SYNC	R279	33_4	ACZ_SYNC AUDIO (20)
ACZ_BCLK	R284	33_4	ACZ_BCLK AUDIO (20)

+10P/50V/COG_4	C340		
+10P/50V/COG_4	C330		
+10P/50V/COG_4	C321		

PROJECT : LL6
Quanta Computer Inc.


Size	Document Number	Rev
Custom	ICH9-M Host 1/4	1A
Date:	Wednesday, July 15, 2009	Sheet 13 of 36



Express Card (NEW CARD)

MINI CARD PCI-E (WLAN)

MINI CARD PCI-E (WWAN)


PCI-E-LAN






Board ID For Function	ID3 GPIO22	ID2 GPIO21	ID1 GPIO19	ID0 GPIO17
Default	0	0	0	0
	0	0	0	1
	0	0	1	0
	0	0	1	1
	0	1	0	0
	0	1	0	1
	0	1	1	0
	0	1	1	1
	1	0	0	0
	1	0	0	1
	1	0	1	0
	1	0	1	1
	1	1	0	0
	1	1	0	1
	1	1	1	0
	1	1	1	1

Board ID For Model	ID5 GPIO37	ID4 GPIO36
	0	0
	0	1
	1	0
	1	1








LCD panel control & connector


LCDVCC




back light




THINK LIGHT LED ON




CAMERA VCC Control




CRT PORT










ESD PROTECTION
close CRT connector




		PROJECT : LL6	
		Quanta Computer Inc.	
Size Custom	Document Number	CRT CON	
Date: Wednesday, July 15, 2009	Sheet 18 of 36	Rev 1A	





 PROJECT : LL6 Quanta Computer Inc.		
Size	Document Number	Rev
Custom	AUDIO CODEC (CX20582-10Z)	1A
Date:	Wednesday, July 15, 2009	Sheet 20 of 36



	SD/MMMC	MS	XD
SP0			XD CD#
SP1			
SP2	SD WP		
SP3	SD CD#		
SP4	SD DAT1		XD D4
SP5		MS B5	XD D5
SP6		MS D1	XD D3
SP7	SD DAT0	MS D0	XD D6
SP8	SD DAT7	MS D2	XD D2
SP9		MS INS#	
SP10	SD DAT6	MS D3	XD D7
SP11	SD CLK	MS SCLK	XD D1
SP12	SD DAT5		XD D0
SP13	SD DAT4		XD WP#
SP14			XD R/B#
SP15	SD DAT3		XD WE#
SP16	SD DAT2		XD RE#
SP17			XD ALE
SP18			XD CE#
SP19			XD CLE

Timing diagram showing signal transitions for SP7, SP6, SP16, SP5, SP15, SP11, SP10, and SP4. Each signal has two traces (R360/R359, R361/R362, R347/R351, R364/R363, R348/R349, R162/R161, R158/R159, R367/R368) and associated timing parameters (0 4, 0 4, 0 4, 0 4, 0 4, 0 4, 0 4, 0 4). The signals are connected to various components: MS_DATA0, SD_DATA0, XD-D6, MS_DATA1, XD-D3, SD_DAT2, XD-RE#, MS_BS, XD-D5, SD_DAT3, XD_WE, SD_CLK, MS_CLK, XD-D1, MS_DATA3, XD-D7, XD-D4, and SD_DAT1.

144-1300302600-42p

CN12	
SD_CD#	1
SD_WP	2
SD_DAT1	3
MS_DATA0 SD_DAT0	4
MS_BS	6
MS_DATA1	7
SD_CLK MS_CLK	8
MS_DATA0 SD_DAT0	9
MS_DATA2 XD_D2	12
MS_CD#	14
MS_DATA3	15
SD_CMD	16
SD_CLK MS_CLK	17
SD_DAT3	18
	19
SD-CD	20
SD-WP	21
SD-8-DAT1	22
SD-7-DAT0	23
MS-1-VSS	24
SD-6-VSS	25
MS-2-BS	26
MS-3-DAT1	27
SD-5-CLK	28
MS-4-SDIO/DATA 0	29
SD-4-VDD	30
MS-5-DATA 2	31
SD-3-VSS	32
MS-6-INS	33
MS-7-DATA 3	34
SD-2-CMD	35
MS-8-SCLK	36
MS-9-VCC	37
SD-1-CD/DAT3	38
	39
	40
	41
	42

MS-10-VSS

SD-9-DAT2

XD-18-VCC

XD-17-D7

XD-16-D6

XD-15-D5

XD-14-D4

XD-13-D3

XD-12-D2

XD-11-D1

XD-10-D0

XD-09-GND

XD-08-WP

XD-07-WE

XD-06-ALE

XD-05-CLE

XD-04-CE

XD-03-RE

XD-02-R/B

XD-01-CD

XD-00-GND

SD-CD/WP GND1

SD-CD/WP GND2

SD_DAT2

XD-D7

XD-D6

XD-D5

XD-D4

XD-D3

MS_DATA2 XD_D2

XD-D1

XD-D0

XD-WP#

XD_WE

XD-ALE

XD-CLE

XD-CE#

XD-RE#

XD-RB#

XD_CD#

C185

C228

270P/50V/X7R 4

270P/50V/X7R 4

VCC_XD

C515

R409

VCC_XD

C481

C479

C483

C515 4.7U/6.3V/X5R 6
R409 150K/F 4

VCC_XD



Component	Value
C481	0.1U/10V/X5R 4
C479	0.1U/10V/X5R 4
C483	0.1U/10V/X5R 4





PROJECT : LL6
Quanta Computer Inc.

Size Custom	Document Number Card Reader (RTS5159)	Rev 1A
Date:	Wednesday, July 15, 2009	Sheet 21 of 36

SATA-HDD





SATA ODD




	PROJECT : LL6		
	Quanta Computer Inc.		
Size	Document Number		Rev
Custom		SATA HDD/ ODD/ eSATA/USB	1A
Date:	Wednesday, July 15, 2009	Sheet	22 of 36


USB 1





E-SATA RE-DRIVER





EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output





USB 2





USB 3



USB 4





Mini PCI-E Card (WLAN/ WiMAX)






24

Mini PCI-E Card WWAN(Robson)





25




<http://hobi-elektronika.net>






BLUETOOTH





FINGER PRINTER




		PROJECT : LL6 Quanta Computer Inc.	
Size Custom	Document Number		Rev 1A
Date: Wednesday, July 15, 2009		Sheet 26 of 36	
Buletooth / FP Conn			




KEYBOARD




FUNCTION BUTTON BOARD




TOUCH PAD




POWER BUTTON BOARD




SIO BOARD




LED




FAN Controller




Hole for CPU support




North Bridge nut




WWAN nut



WLAN nut



For EMI



PROJECT : LL6

Quanta Computer Inc.

Size
A

Document Number


KB/TP/FAN/SCREW HOLE

Rev
1A


Date: Wednesday, July 15, 2009

Sheet 30 of 36


+3V, +5V




+1.05V, SMDDR_VTERM




3V_S5, 5V_S5



LANVCC



VCC_CORE



3VSUS, 5VSUS, 1.5VSUS, 1.8VSUS

