







hexainf@hotmail.com
GRATIS - FOR FREE







	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

			Title :		
Engineer: <i>Peter Lo</i>					
Size	Project Name				Rev
A	Rocky30				1.0
Date: Thursday, October 18, 2007				Sheet	6 of 94

+3VS  +3VS 3,8,11,14,15,20,22,23,24,25,29,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92
+1.8V  +1.8V 8,9,11,13,83,91
M_VREF_MCH  M_VREF_MCH 8,9,11

SMBus Slave Address:A0H

temp_5886_t101
(12G025M22000LV with 12G025C2200WLV
co-lay symbol)

SMBus Slave Address: A0H

Place near SO-DIMM_0

Layout Note: Place these caps near SO DIMM 0

Layout Note: Place these caps near SO DIMM 0

VREF -> 10/10 mils

SO-DIMM 0 is placed nearer the
GMCH than SO-DIMM 1



Layout Note: Place these Caps near SO DIMM 0

PLACE NEAR SO-DIMM_0 / SO-DIMM_1


+3VS 3,7,11,14,15,20,22,23,24,25,29,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92
+1.8V 7,9,11,13,83,91
M_VREF_MCH M_VREF_MCH 7,9,11

SMBus Slave Address:A4H

Place near SO-DIMM_1




Layout Note: Place these Caps near SO DIMM 1








Layout Note: Place these Caps near SO DIMM 1



VREF -> 10/10 mils





+5V  +5V 44,56,57,91
 +1.8V  +1.8V 7,8,11,13,83,91
 M_VREF_MCH  M_VREF_MCH 7,8,11
 +0.9VS  +0.9VS 83




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS










VCC SM POWER

VCC GFX NCTF





Max: 6327mA

VCC GFX


VCC SM LF



+VGFX_CORE




Close to GMCH (8 mil trace)




VCC CORE

POWER

VCC NCTF



CANTIGA_CHIPSET




VCC_AGX_SENSE
VSS_AGX_SENSE


Route VCC_AGX_SENSE and
VSS_AGX_SENSE differentially.

CANTIGA_CHIPSET

ASUS Title : Cantiga-POWER (4)
Engineer: Peter Lo

Size	Project Name	Rev
Custom	Rocky30	1.0
Date:	Sunday, January 20, 2008	Sheet 13 of 94






CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality

CFG9 : PCIE GRAPHIC LANE
LOW = Reverse Lanes
HIGH = Normal Operation (Default)

CFG16 : FSB Dynamic ODT
HIGH = Enable (Default)
LOW = Disable




CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)

CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational (Default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port



	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	16 of 94





		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	17 of 94

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet <i>18</i> of <i>94</i>	







	PCB_ID2
14"/15"	L
13"	H


```
CL_VREF0 == 0.405 V
```

CL_VREF0 routing rules

```
Width = 12 mils min
Spacing = 12 mils min
Break-out: 5 mils on 5 mils for 300 mils max
```


ICH9-M


ICH9M



NEWCARD,WLAN
CLOCK GEN
SO-DIMM0 , SO-DIMM1
NEWCARD,WLAN
CLOCK GEN
SO-DIMM0 , SO-DIMM1

EC


EC





Don't support iAMT
Remove ME-EC SMBus.

SB

EC



THERMAL IC
G781, G781-1



U2502-AT24C08A :
Stuff : R2506 ; U2502 ; R2507 ; R2508 ; R2509
Nostuff : R2505

U2503-AT88SC0808C :
Stuff : U2503
Nostuff : R2505 ; R2506 ; R2507 ; R2508 ; R2509

		Title : SPI ROM	
		Engineer: Peter Lo	
Size Custom	Project Name Rocky30		Rev 1.0
Date: Monday, February 04, 2008		Sheet 25 of 94	

	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

			Title :		
Engineer: <i>Peter Lo</i>					
Size	Project Name				Rev
A	Rocky30				1.0
Date: Thursday, October 18, 2007				Sheet	26 of 94



Title :

Engineer: *Peter Lo*

Size

A

Project Name

Rocky30


Rev

1.0




Date: Thursday, October 18, 2007

Sheet 28 of 94


+VCCP 5,10,11,13,14,20,23,80,82
+3VS 3,7,8,11,14,15,20,22,23,24,25,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92




C2917, C2918, C2919 near CLK Gen.



BCLK	FSB	FSLC	FSLB	FSLA
166	667	0	1	1
200	800	0	1	0
266	1066	0	0	0




C2921, C2922, C2923, C2924, C2925, C2926, C2927, C2928, C2929, C2930 near CLK Gen.




CR#_A	0 = SRC 0	1 = SRC 2	SATA
CR#_B	0 = SRC 1	1 = SRC 4	MCH
CR#_C	0 = SRC 0	1 = SRC 2	
CR#_D	0 = SRC 1	1 = SRC 4	
CR#_E	SRC 6	WLAN	
CR#_F	SRC 8	LAN	
CR#_G	SRC 9	New Card	
CR#_H	SRC 10	Robson	

Latched Input Select

0 = SRC 8
1 = CPU_ITP CLK




27_Select=0,
pin#13/14=DOT96;
pin#17/18=LCD_SST;



For GM/GL, need to PD for 96MHz output.
For PM, need to PU for 27MHz output.


For Switch

PWR
SWITCH




Layout note:close to IT8752

LID
SWITCH




Layout note:close to IT8752



close to connector

Note:
LID_SW# is easy to cause high voltage damage when
plugging inverter board connector to M/B with AC present.
Need to add bidirectional diode to protect this pin.


For Thermal Control Method



20 H_THRMTRIP# 

CPU/NB THERMTRIP#


TOUCH PAD CONN



12G161200104LV
ACES/88646-1071-NS


TP : Touch Pad
TP1: Track Point

TRACK POINT CONN



12G182100806LV
ACES/88747-0801

Keyboard Connector












12G182103000LV
ACES/88747-3001

Reserve for WWAN




IO BOARD






H3404
C59D59N
1.5MM-NPTH





12G148301089LV
ALLTOP/C100Q2-10806-L

<Variant Name>

ASUS		Title : LAN-RJ45	
ASUSTeK COMPUTER INC		Engineer: Warren	
Size	Project Name	Rocky 30 IO Board	
Custom		Rev 1.1	
Date: Monday, February 04, 2008		Sheet 35 of 94	




DePOP Circuit




JACK GND


Close to Codec Chip



SPEAKER AMP




EXT MICROPHONE




Reserved the external MIC bias(T filter).

SPEAKER CONNECTOR








ASUS		Title : MIC&LINEIN	
Size		Engineer: Peter Lo	
B		Rev 1.0	
Date: Monday, February 04, 2008		Sheet 38 of 94	






MDIO00--> SD Card Detect
MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
MS Power Control
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE







Block A






If don't support NewCard Debug Card,Pls do
(a) DNI all components of block A
(b) Mount Block C (RN5401,R6975)









PLACE ESD Diodes near VGA port





LVDS CNT



Power Switch for LCD Power









Title :

Engineer: *Peter Lo*

Size

A

Project Name



Rocky30

Rev

1.0


Date: Thursday, October 18, 2007

Sheet 49 of 94




ASUS		Title : USB CONN	
		Engineer: Peter Lo	
Size B	Project Name Rocky30		Rev 1.0
Date: Monday, February 04, 2008		Sheet 52 of 94	


IO BOARD




For Media Control Board





SMALL BOARD




Wireless Switch











ASUS		Title : CAMERA	
		Engineer: Peter Lo	
Size B	Project Name Rocky30		Rev 1.0
Date: Monday, February 04, 2008		Sheet 54 of 94	






LED CONN




Power Button CONN









		Title : SMS	
Size A		Engineer: Peter Lo	
Project Name Rocky30		Rev 1.0	
Date: Monday, February 04, 2008		Sheet 58 of 94	




ASUS		Title : Mini Card	
		Engineer: Peter Lo	
Size B	Project Name Rocky30	Rev 1.0	
Date: Monday, February 04, 2008		Sheet 59 of 94	

DC IN CONN





Without Battery & Pull out Adapter


Battery CONN




Blue Tooth




CPU



TOP 5CT236B236X236D91 PTH




CR236X236D91 PTH




BOT 5CT236B236X236D91 PTH




C236D91 PTH




MCH NUT (mirror)




MINI CARD



For Fan Stand Off
C236B189D150 PTH (mirror)



For KB Stand Off
C236B189D150 PTH



H6534
SMD169X169




For BT StandOff



TOOLING HOLE

For ICT



ASUS		Title MDC NUT & Hinksink NUT	
		Engineer: Peter Lo	
Size Custom	Project Name Rocky30		Rev 1.0
Date: Tuesday, January 22, 2008		Sheet 65 of 94	1


	A		B		C		D		E
E									
D									
C									
B									
A									

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size Custom	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet <i>66</i> of <i>94</i>	




		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size	Project Name	Rev	
Custom	Rocky30	1.0	
Date: Thursday, October 18, 2007		Sheet	67 of 94





Power On Sequence





		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	70 of 94



	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	72 of 94



	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet <i>74</i> of <i>94</i>	

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	<i>75</i> of <i>94</i>

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1


		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	76 of 94

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet <i>77</i> of <i>94</i>	



		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	78 of 94




		Title :	
Engineer: <i>Peter Lo</i>			
Size	Project Name		Rev
A	Rocky30		1.0
Date: Thursday, October 18, 2007		Sheet	79 of 94

IMVP6 CPU VCORE REGULATOR


3.3V level logic level: DPRSLPVR, SHDN#

1.05V level logic: VID, PSI#, DPRSTP#

$P_{OUT} = (V_{CSN2} - V_{GND5}) \times (CSP1 - CNS1 + CSP2 - CNS2) / 16.67mV$




+5V / +3.3V POWER SUPPLY



(TONSEL = FLOAT, 1.5V = 360KHz / 1.05V = 300KHz)



+1.8V / +0.9VS POWER SUPPLY



<Variant Name>

ASUS		Title : POWER_I/O_DDR & VTT	
<OrgName>		Engineer: Kevin Chang	
Size	Project Name	Rev	
Custom		Rocky 30	
Date: Monday, February 04, 2008	Sheet	83	of 94

	5	4	3	2	1
D					
C					
B					
A					

		Title : PWR_****	
Engineer:			
<OrgName>			
Size	Project Name		Rev
A4	Rocky30		1.0
Date: Saturday, January 26, 2008		Sheet	84 of 94



		Title :	
<OrgName>		Engineer: Kevin Chang	
Size	Project Name		Rev
Custom	Rocky30		1.0
Date: Friday, January 11, 2008		Sheet	85 of 94


	5	4	3	2	1
D					
C					
B					
A					

		Title : PWR_****	
<OrgName>		Engineer: Kevin Chang	
Size A4	Project Name Rocky30		Rev 1.0
Date: Friday, January 11, 2008		Sheet	86 of 94

	5	4	3	2	1
D					
C					
B					
A					

		Title : POWER_SHUTDOWN#	
Engineer:			
Size	Project Name		Rev
A4	Rocky30		1.0
Date: Saturday, January 26, 2008		Sheet	87 of 94

BATTERY CHARGER




Icharger	LO_ICHG	PRECHG
0.149A	H/L	H
0.9636A	H	L
3.296A	L	L


	5	4	3	2	1
D					
C					
B					
A					

		Title : TFT-LCD DRIVE		
<OrgName>		Engineer:		
Size A4	Project Name Rocky30			Rev 1.0
Date: Friday, January 11, 2008		Sheet	89	of 94


BATTERY IN DETECT




ADAPTER IN DETECT




SUSB#_PWR Load SW



SUSC#_PWR Load SW



Enable Signal



POWER GOOD DETECTER

