




REV: 3B																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
---------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

MODEL	REV	CHANGE LIST	Model	NT2 M/B BOARD	
			Page	FM	TO
NT2 M/B	1A	FIRST RELEASE	1	2B	
	2A	PAGE1: Change COREVTT power good circuit for CORE VCC Sequence. PAGE4,11: Add CPU PROCHOT CIRCUT (Throttle) at battery only. PAGE7: Because system 2.5V will change to 1.8V for support 1.8V VRAM so reserve one LED for support GMCH 2.5V voltage PAGE11: Add one system ID for NT2B, and assign GPO19 pin to support CPU PROCHOT (Throttle) function. PAGE13: Add M24 GPIO14 to support TV_OUT select forTampa2, and reserve strap pin for VGA Memory tyep setting. PAGE14: Add LDO for VGA2.5 when system 2.5V change to 1.8V for suppport 1.8V VRAM. PAGE14: Reserve LDO of VGA1.5V for tune VGA power sequence. PAGE15: Add VGA BIOS "-ROMCS" control pin for support VRAM 256MB and reserve Memory type strip pin. PAGE16: Add Flash ROM for VGA BIOS. PAGE19: Modify DIODE Pin Deffine for BAV99 Part. PAGE21: Add pull up resister for XD "-CE" singnal. PAGE23: Reserve another LAN TRANSFORM FOR 10/100 and reserver one resister for LAN1.2V source and pull up resister for GIGA LAN transform terminal pin. PAGE24: Del CIR on board circuit and reserve CN37 for NT2B. PAGE24: Add resister to lower Cable Dock MIC signal and add more EMI PAD reserve. PAGE25: Modify Headphone CIRCUIT FOR CABLE DOCK. PAGE26: Change PCI EXPRESS Card power circuit - use TI TPS2331; and add CAP of Power plane bridge for EMI reserve. PAGE27: Cable Dock pin define change for match NP2 pin define and add one pin for TV-OUT select. PAGE27: Reserve always turn on the cable dock power circuit and change VA power to VAD. PAGE29: Add two connect for LED board and reserve two LED for NT2B. PAGE30: Add pull-up resister for Touch PAD power control and DIODE on "-SWT"&"-RUNSCI" for leakage, and reserve schottky diode and resister for VCC voltage undershoot issue. PAGE31: Add PD32 prevent power VAD with PWR_SRC leakage. PAGE31: Change PR146 and PR72 to 100K because PWM frequence change to 200Hz. PAGE32: Add 1.8V,VGACORE,VGA1.2V voltage discharge circuit. PAGE33: Add PR210 to fix MAX1999. PAGE34: Change PR180 to 0ohm and delete PC36 for COREVTTPWG signal delay time. PAGE34: Add PR203 NTC 4.7K to control cpu load line. PAGE36: Change 1.8VSUS and 1.5V power circuit of use MAX1845 for enhance transform efficiency. PAGE37: Change VGACORE of use LMV321 for enhance transform efficiency.	2	3A	
			3	1A	
			4	2A	3B
			5	1A	
			6	1A	
			7	2A	
			8	1A	
			9	1A	
			10	1A	
			11	3A	3B
			12	2A	
			13	3A	3B
			14	3A	
			15	2A	
			16	2A	
			17	1A	
			18	1A	
			19	2B	3B
			20	1A	3B
			21	3A	
			22	3A	
			23	2B	
			24	3A	
			25	3A	3B
			26	2B	3B
			27	3A	3B
			28	3A	3B
			29	3A	
			30	3A	3B
			31	2B	3B
			32	2A	
			33	2A	3B
			34	2A	
			35	2A	3B
			36	3A	3B
			37	3A	3B
			38	2A	3B

NT2 - Block Diagram










DDRMDA0	AE3	SDQ_A0	SDQS_A0	AG1	DDRDSQA0
DDRMDA1	AE3	SDQ_A1	SDQS_A0#	AG2	-DDRDSQA0
DDRMDA2	AH3	SDQ_A2	SDQS_A1	AL3	-DDRDSQA1
DDRMDA3	AJ2	SDQ_A3	SDQS_A1#	AL2	-DDRDSQA1
DDRMDA4	AE2	SDQ_A4	SDQS_A2	AP7	-DDRDSQA2
DDRMDA5	AE1	SDQ_A5	SDQS_A2#	AF7	-DDRDSQA2
DDRMDA6	AG3	SDQ_A6	SDQS_A3	AF17	-DDRDSQA3
DDRMDA7	AH2	SDQ_A7	SDQS_A3#	AG17	-DDRDSQA3
DDRMDA8	AK2	SDQ_A8	SDQS_A4	AM30	-DDRDSQA4
DDRMDA9	AK3	SDQ_A9	SDQS_A4#	AL29	-DDRDSQA4
DDRMDA10	AM4	SDQ_A10	SDQS_A5	AG35	-DDRDSQA5
DDRMDA11	AP4	SDQ_A11	SDQS_A5#	AG33	-DDRDSQA5
DDRMDA12	AJ1	SDQ_A12	SDQS_A6	AA34	-DDRDSQA6
DDRMDA13	AJ3	SDQ_A13	SDQS_A6#	AA35	-DDRDSQA6
DDRMDA14	AP2	SDQ_A14	SDQS_A7	U34	-DDRDSQA7
DDRMDA15	AP3	SDQ_A15	SDQS_A7#	U35	-DDRDSQA7
DDRMDA16	AP5	SDQ_A15			
DDRMDA17	AP6	SDQ_A16			
DDRMDA18	AP9	SDQ_A17	SDM_A0	AE2	DDRSDMA0
DDRMDA19	AN9	SDQ_A18	SDM_A1	AL1	DDRSDMA1
DDRMDA20	AN5	SDQ_A19	SDM_A2	AN7	DDRSDMA2
DDRMDA21	AP5	SDQ_A20	SDM_A3	AH16	DDRSDMA3
DDRMDA22	AN8	SDQ_A21	SDM_A4	AK29	DDRSDMA4
DDRMDA23	AR8	SDQ_A22	SDM_A5	AG34	DDRSDMA5
DDRMDA24	AL17	SDQ_A23	SDM_A6	AA33	DDRSDMA6
DDRMDA25	AJ17	SDQ_A25	SDM_A7	U33	DDRSDMA7
DDRMDA26	AE19	SDQ_A26			
DDRMDA27	AH18	SDQ_A27			
DDRMDA28	AK16	SDQ_A28	SMA_A0	AP26	DDRMAA0
DDRMDA29	AE16	SDQ_A29	SMA_A1	AR24	DDRMAA1
DDRMDA30	AD17	SDQ_A30	SMA_A2	AL24	DDRMAA2
DDRMDA31	AE19	SDQ_A31	SMA_A3	AP23	DDRMAA3
DDRMDA32	AK27	SDQ_A32	SMA_A4	AR23	DDRMAA4
DDRMDA33	AJ28	SDQ_A32	SMA_A5	AP22	DDRMAA5
DDRMDA34	AL31	SDQ_A33	SMA_A6	AN23	DDRMAA6
DDRMDA35	AK31	SDQ_A34	SMA_A7	AP21	DDRMAA7
DDRMDA36	AH27	SDQ_A35	SMA_A8	AN22	DDRMAA8
DDRMDA37	AL27	SDQ_A36	SMA_A9	AN21	DDRMAA9
DDRMDA38	AN30	SDQ_A37	SMA_A10	AM27	DDRMAA10
DDRMDA39	AL30	SDQ_A38	SMA_A11	AK21	DDRMAA11
DDRMDA40	AH33	SDQ_A39	SMA_A12	AR20	DDRMAA12
DDRMDA41	AH35	SDQ_A40	SMA_A13	AP31	DDRMAA13
DDRMDA42	AE33	SDQ_A41			
DDRMDA43	AJ33	SDQ_A42			
DDRMDA44	AJ34	SDQ_A43			
DDRMDA45	AJ34	SDQ_A44			
DDRMDA46	AG32	SDQ_A45	SWE_A#	AN28	-DDRWEA
DDRMDA47	AE34	SDQ_A46	SCAS_A#	AN29	-DDRCASA
DDRMDA48	AD31	SDQ_A47	AP27	-DDRRASA	
DDRMDA49	AD35	SDQ_A48			
DDRMDA50	Y33	SDQ_A49			
DDRMDA51	W34	SDQ_A50	SBS_A0	AR27	DDRBA0
DDRMDA52	AE35	SDQ_A51	SBS_A1	AN27	DDRBA1
DDRMDA53	AE34	SDQ_A52	SBS_A2	AN20	DDRBA2
DDRMDA54	AA32	SDQ_A53			
DDRMDA55	Y35	SDQ_A54	SCS_A0#	AR29	-DDRCSA0
DDRMDA56	Y34	SDQ_A55	SCS_A1#	AP32	-DDRCSA1
DDRMDA57	V33	SDQ_A56	SCS_A2#	AR28	-DDRCSA2 NC
DDRMDA58	R32	SDQ_A57	SCS_A3#	AN31	-DDRCSA3 NC
DDRMDA59	R34	SDQ_A58			
DDRMDA60	W35	SDQ_A59	SCKE_A0	AP19	DDRCKEA0
DDRMDA61	W33	SDQ_A60	SCKE_A1	AM18	DDRCKEA1
DDRMDA62	T33	SDQ_A61	SCKE_A2	AN18	DDRCKEA2 NC
DDRMDA63	T35	SDQ_A62	SCKE_A3	AR19	DDRCKEA3 NC
REVDDRMAA13	AB33				
DDRSODTA0	AP30	RSV_4	SCLK_A0	AN26	+DIMMCLKA0
DDRSODTA1	AN32	SODT_A0	SCLK_A0#	AP25	-DIMMCLKA0
DDRSODTA2	AP29	SODT_A1	SCLK_A1	AM2	+DIMMCLKA1
DDRSODTA3	AP33	SODT_A2	SCLK_A1#	AM3	-DIMMCLKA1
		SODT_A3	SCLK_A2	AC34	+DIMMCLKA2
			SCLK_A2#	AC35	-DIMMCLKA2
MCHRSV_TP1	AH15	RSV_TP1	SCLK_A3	AN25	+DIMMCLKA3 NC
MCHRSV_TP0	AE16	RSV_TP0	SCLK_A3#	AM24	-DIMMCLKA3 NC
			SCLK_A4	AN3	+DIMMCLKA4 NC
MCH_SLWIN0	AJ12	SM_SLEWIN0	SCLK_A4#	AN2	-DIMMCLKA4 NC
	AK12	SM_SLEWOUT0			
			SCLK_A5	AC33	+DIMMCLKA5 NC
MEMVREFA	AE7	SVREF0	SCLK_A5#	AB34	-DIMMCLKA5 NC


GRANTSDALE-DDR2




1. MEMVREFA AND MEMVREFB RELATIVE R/C
MUST MEET GMCH PIN

DDRMB0	AH4	SDQ_B0	SDQS_B0	AK5	DDRDSB0
DDRMB1	AJ6	SDQ_B1	SDQS_B0#	AL4	-DDRDSB0
DDRMB2	AL6	SDQ_B2	SDQS_B1	AK10	-DDRDSB1
DDRMB3	AN6	SDQ_B3	SDQS_B1#	AH10	-DDRDSB1
DDRMB4	AG9	SDQ_B4	SDQS_B2	AK13	-DDRDSB2
DDRMB5	AG9	SDQ_B5	SDQS_B2#	AL14	-DDRDSB2
DDRMB6	AL5	SDQ_B6	SDQS_B3	AD20	-DDRDSB3
DDRMB7	AMS	SDQ_B7	SDQS_B3#	AE20	-DDRDSB3
DDRMB8	AJ8	SDQ_B8	SDQS_B4	AH25	-DDRDSB4
DDRMB9	AL8	SDQ_B9	SDQS_B4#	AG26	-DDRDSB4
DDRMB10	AL8	SDQ_B10	SDQS_B5	AH28	-DDRDSB5
DDRMB11	AE11	SDQ_B11	SDQS_B5#	AK30	-DDRDSB5
DDRMB12	AJ7	SDQ_B12	SDQS_B6	AB31	-DDRDSB6
DDRMB13	AL7	SDQ_B13	SDQS_B6#	AC30	-DDRDSB6
DDRMB14	AG10	SDQ_B14	SDQS_B7	W27	-DDRDSB7
DDRMB15	AG11	SDQ_B15	SDQS_B7#	Y28	-DDRDSB7
DDRMB16	AE13	SDQ_B16			
DDRMB17	AH12	SDQ_B17	SDM_B0	AJ5	DDRSDB0
DDRMB18	AD14	SDQ_B18	SDM_B1	AH9	DDRSDB1
DDRMB19	AD15	SDQ_B19	SDM_B2	AH13	DDRSDB2
DDRMB20	AD12	SDQ_B20	SDM_B3	AK24	DDRSDB4
DDRMB21	AE13	SDQ_B21	SDM_B4	AH31	DDRSDB5
DDRMB22	AG14	SDQ_B22	SDM_B5	AD24	DDRSDB6
DDRMB23	AE14	SDQ_B23	SDM_B6	W31	DDRSDB7
DDRMB24	AK19	SDQ_B24			
DDRMB25	AH19	SDQ_B25			
DDRMB26	AH21	SDQ_B26			
DDRMB27	AD21	SDQ_B27			
DDRMB28	AD18	SDQ_B28			
DDRMB29	AL18	SDQ_B29			
DDRMB30	AE22	SDQ_B30			
DDRMB31	AE22	SDQ_B31			
DDRMB32	AE24	SDQ_B32			
DDRMB33	AE25	SDQ_B33			
DDRMB34	AL26	SDQ_B34			
DDRMB35	AJ26	SDQ_B35			
DDRMB36	AE23	SDQ_B36			
DDRMB37	AD23	SDQ_B37			
DDRMB38	AJ25	SDQ_B38			
DDRMB39	AJ25	SDQ_B39			
DDRMB40	AK32	SDQ_B40			
DDRMB41	AJ31	SDQ_B41			
DDRMB42	AG31	SDQ_B42			
DDRMB43	AE28	SDQ_B43			
DDRMB44	AJ28	SDQ_B44			
DDRMB45	AK33	SDQ_B45			
DDRMB46	AG30	SDQ_B46			
DDRMB47	AG27	SDQ_B47			
DDRMB48	AE27	SDQ_B48			
DDRMB49	AE27	SDQ_B49			
DDRMB50	AB26	SDQ_B50			
DDRMB51	AB26	SDQ_B51			
DDRMB52	AE31	SDQ_B52			
DDRMB53	AE29	SDQ_B53			
DDRMB54	AC28	SDQ_B54			
DDRMB55	AB27	SDQ_B55			
DDRMB56	AC28	SDQ_B56			
DDRMB57	W28	SDQ_B57			
DDRMB58	V28	SDQ_B58			
DDRMB59	V29	SDQ_B59			
DDRMB60	Y26	SDQ_B60			
DDRMB61	AE29	SDQ_B61			
DDRMB62	W26	SDQ_B62			
DDRMB63	U26	SDQ_B63			
DDRSODTB0	AM33	SODT_B0	SCLK_B0	AG23	-DIMMCLKB0
DDRSODTB1	AL34	SODT_B1	SCLK_B1	AK9	+DIMMCLKB1
DDRSODTB2	AL35	SODT_B2	SCLK_B1#	AL9	-DIMMCLKB1
DDRSODTB3	AK34	SODT_B3			
REVDDRMA13	AD32	RSV_16	SCLK_B2	AE26	+DIMMCLKB2
MCHRSV_TP3	AK15	RSV_TP3	SCLK_B2#	AE25	-DIMMCLKB2
MCHRSV_TP2	AN14	RSV_TP2	SCLK_B3	AL23	+DIMMCLKB3 NC
			SCLK_B3#	AK22	-DIMMCLKB3 NC
MCH_SLWIN1	AF9	SM_SLEWIN1	SCLK_B4	AJ11	+DIMMCLKB4 NC
	AE10	SM_SLEWOUT1	SCLK_B4#	AL11	-DIMMCLKB4 NC
MEMVREFB	AE8	SVREF1	SCLK_B5	AD28	+DIMMCLKB5 NC
			SCLK_B5#	AD29	-DIMMCLKB5 NC
MCHSRCOMP1	AG8	SRCOMP1			
MCHSRCOMP0	AG4	SRCOMP0			
MCHCOMP1	AE5	SOCOMP1			
MCHCOMP0	AE5	SOCOMP0			


GRANTSDALE-DDR2




PROJECT : NT2
Quanta Computer Inc.



GRANTSDALE 6 OF 8




CURRENT SPEC 1.6A




- 3V 2,4,9,10,11,12,13,14,15,16,19,20,21,22,23,25,26,27,28,29,30,32,33,34,36,37,38
 2.5V 14,15,17,18,26,32,38
 1.8VUSUS 2,3,32,34,35
 1.8VUSUS 6,9,26,32,36,37
 COREVTT 2,4,5,11,12,32,37

PLACEMENT NOTICE :

1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. GMCHFSB1.5V RELATIVE R/C MUST NEAR GMCH PIN
3. GMCHDACPLL1.5V RELATIVE R/C MUST NEAR GMCH PIN




$$V_{out} = 1.25(1 + R1/R2)$$





POWER





GRANTSDALE 5 OF 8




PROJECT : NT2
Quanta Computer Inc.


Size	Document number	Rev
Customer	GMCH(POWER/GND)	2A
Date:	Monday, January 10, 2005	Sheet 9 of 40





DIMM-2 Address 10










GP16		
GP17		PULL UP
GP18	-KBSMI	PULL UP
GP111	-SWI	PULL UP
GP112		PULL UP
GP113	-RUNSCI	PULL UP
GP126	SYS_ID0	PULL UP
GP129	SYS_ID1	PULL I/O
GP130		PULL UP
GP131		PULL UP
GP018		SET OUTPUT
GP019		SET OUTPUT
GP020		SET OUTPUT
GP021		SET OUTPUT
GP023	DISPON	SET OUTPUT
GP1024		SET OUTPUT
GP049	CPUPG	SET OUTPUT
GP1025		SET OUTPUT
GP1027		SET OUTPUT
GP1028		SET OUTPUT
GP1032		SET OUTPUT
GP1033		SET OUTPUT
GP1034		SET OUTPUT

GNT[6]#/ GPO[16]	Top-Block Swap Override Pull-Low : "top-block swap" mode
LINKALERT#	Reserved Requires an external pull-up resistor.
SPKR	No Reboot Pull-up : "No Reboot" mode
INTVRMEN	Integrated VccSus1.5 VRM enable/disable Pull-up : Enable integrated VccSus1.5V VRM
GPIO[25]	Integrated Vcc2.5 VRM enable/disable Pull-Low : Enable integrated Vcc2.5 VRM
EE_CS	Reserved internal pull-down & should not be pull-high
GNT[5]#/ GPO[17]	Boot BIOS Desination Selection This functionality for debug/testing only
EE_DOUT	Reserved internal pull-up & should not be pull-low
ACZ_SDOUT	XOR chain Entrance / PCI Express port config bit1 Pull-low : allows entrance to XOR Chain testing
ACZ_SYNC	PCI Express Port Config bit 0 This signal has a weak internal pull-down
TP[1]	internal pull-down & should not be pull-high
STATLED#	internal pull-up & should not be pull-low
REQ[4:1]	XOR Chain Selection / See Chapter 8
TP[3]	XOR Chain Entrance / See Chapter 8 This signal should not be Pull-low unless using XOR Chain testing


1. CLASSIFY THE POWER PLANE FOR PMU AND GPIO PIN
2. CLASSIFY GPI AND GPO PIN
3. COMMON PIN FOR PMU INPUT: -PME, BATLOW, -RI, -WAKESCI, RUNSCI, KBSMI AND -DNBSWON
4. USUALLY USED GPIO PIN : DISPON, CRTSENSE, SPKOFF
5. USUALLY USED CLK CONTRL PIN : -CPUSTP, -PCISTP, -SUSA AND -SUSSTAT
6. AGP PMU PIN : -AGPBUSY AND -STPAGP
7. CHECK -PCIRST BUFFERAND PWROK SIGNAL
8. CHECK -RSMRST CIRCUI



RTC BATTERY & CHARGE CIRCUIT



SUSPEND WELL PULLUP



1. ONE BYPASS CAP FOR EACH ICH PIN IF POSSIBLE
2. RTC XTAL MUST NEAR ICH
3. PUT RTC BAT CIRCUIT AS A GROUP
4. REF5VSUS AND REF5V R/C/D NEAR ICH PIN



PROJECT : NT2
Quanta Computer Inc.

Size Custom	Document number	ICH6(GPIO/MISC)	Rev 3A
Date:	Monday, January 10, 2005	Sheet 13 of 40	

ASSUME S5 SUPPORT

U42C

ICH6
4 OF 5
POWER

CB354	.1U	3V	A6	VCC3_3_1
CB375	.1U	3V	B1	VCC3_3_2
CB442	.1U	3V	E4	VCC3_3_3
CB300	.1U	3V	E26	VCC3_3_4
CB294	.1U	3V	H1	VCC3_3_5
CB301	.1U	3V	H7	VCC3_3_6
CB291	.1U	3V	I7	VCC3_3_7
CB321	.1U	3V	L4	VCC3_3_8
CB319	.1U	3V	L7	VCC3_3_9
CB284	.1U	3V	M7	VCC3_3_10
CB288	.1U	3V	P1	VCC3_3_11
CB309	.1U	3V	AA10	VCC3_3_12
CB283	.1U	3V	AA12	VCC3_3_13
CB318	.1U	3V	AA14	VCC3_3_14
CB286	.1U	3V	AA15	VCC3_3_15
CB292	.1U	3V	AA17	VCC3_3_16
CB287	.1U	3V	AC15	VCC3_3_17
CB320	.1U	3V	AD17	VCC3_3_18
CB317	.1U	3V	AG10	VCC3_3_19
CB363	.1U	3V	AG13	VCC3_3_20
CB323	4.7U	3V	AG16	VCC3_3_21
CB396	4.7U	3V	AG19	VCC3_3_22
CB397	.1U	RVCC3V	A11	VCCSUS3_3_1
CB392	.1U	RVCC3V	A17	VCCSUS3_3_2
CB399	.1U	RVCC3V	A24	VCCSUS3_3_3
CB398	.1U	RVCC3V	B17	VCCSUS3_3_4
CB328	.1U	RVCC3V	C16	VCCSUS3_3_5
CB324	.1U	RVCC3V	C17	VCCSUS3_3_6
CB371	.1U	RVCC3V	D16	VCCSUS3_3_7
CB387	.1U	RVCC3V	E16	VCCSUS3_3_8
CB315	.1U	RVCC3V	F15	VCCSUS3_3_9
CB395	.1U	RVCC3V	F18	VCCSUS3_3_10
CB385	.1U	RVCC3V	G15	VCCSUS3_3_11
CB386	.1U	RVCC3V	G16	VCCSUS3_3_12
CB400	.1U	RVCC3V	G18	VCCSUS3_3_13
CB341	.1U	RVCC3V	G17	VCCSUS3_3_14
CB370	.1U	RVCC3V	G18	VCCSUS3_3_15
CB402	.1U	RVCC3V	I14	VCCSUS3_3_16
CB325	.1U	RVCC3V	V1	VCCSUS3_3_17
CB381	.1U	RVCC3V	V7	VCCSUS3_3_18
CB373	.1U	RVCC3V	W2	VCCSUS3_3_19
CB369	.1U	RVCC3V	Y7	VCCSUS3_3_20
CB327	.1U	RVCC3V	A13	VCCSUS3_3_21/VCCLAN3_3
CB393	.1U	RVCC3V	F14	VCCSUS3_3_22/VCCLAN3_3
CB368	.1U	RVCC3V	G13	VCCSUS3_3_23/VCCLAN3_3
CB372	.1U	RVCC3V	G14	VCCSUS3_3_24/VCCLAN3_3
CB367	.1U	ICH6_SUS1.5VC	G19	VCCSUS1_5_A
CB338	.1U	ICH6_SUS1.5VA	R7	VCCSUS1_5_B
CB337	.1U	ICH6_SUS1.5VB	U7	VCCSUS1_5_C
CB376	.1U	ICH6_SUS1.5VC	G10	VCCSUS1_5_D/VCCLAN1_5
CB374	.1U	ICH6_SUS1.5VC	G11	VCCSUS1_5_E/VCCLAN1_5
CB297	.1U	1.5V	AA6	VCC1_5_A_1
CB312	.1U	1.5V	AA7	VCC1_5_A_2
CB391	.1U	1.5V	AA8	VCC1_5_A_3
CB390	.1U	1.5V	AA9	VCC1_5_A_4
CB332	.01U/X7R	1.5V	AA19	VCC1_5_A_5
CB302	.1U	1.5V	AA20	VCC1_5_A_6
CB313	.1U	1.5V	AA21	VCC1_5_A_7
CB293	.1U	1.5V	AB4	VCC1_5_A_8
CB360	.1U	1.5V	AB5	VCC1_5_A_9
CB308	.1U	1.5V	AB6	VCC1_5_A_10
CB394	.1U	1.5V	AB8	VCC1_5_A_11
CB306	.1U	1.5V	AC4	VCC1_5_A_12
	.1V	1.5V	AC3	VCC1_5_A_13
	.1V	1.5V	AD4	VCC1_5_A_14
	.1V	1.5V	AD8	VCC1_5_A_15
	.1V	1.5V	AE4	VCC1_5_A_16
	.1V	1.5V	AE5	VCC1_5_A_17
	.1V	1.5V	AE8	VCC1_5_A_18
	.1V	1.5V	AE9	VCC1_5_A_19
	.1V	1.5V	AE5	VCC1_5_A_20
	.1V	1.5V	AE9	VCC1_5_A_21
	.1V	1.5V	AG5	VCC1_5_A_24
CB298	.1U	1.5V	AG9	VCC1_5_A_25
CB334	.1U	1.5V	D24	VCC1_5_A_26
CB401	.1U	1.5V	D25	VCC1_5_A_27
CB342	.1U	1.5V	D26	VCC1_5_A_28
CB347	.1U	1.5V	D27	VCC1_5_A_29
CB388	.1U	1.5V	E20	VCC1_5_A_30
CB357	.1U	1.5V	E21	VCC1_5_A_31
CB389	.1U	1.5V	E22	VCC1_5_A_32

ICH6

V5REF_SUS

V5REF_1
V5REF_2

VCC1_5_A_33

VCC1_5_A_34

VCC1_5_A_35

VCC1_5_A_36

VCC1_5_A_37

VCC1_5_A_38

VCC1_5_A_39

VCC1_5_A_40

VCC1_5_A_41

VCC1_5_A_42

VCC1_5_A_43

VCC1_5_A_44

VCC1_5_A_45

VCC1_5_A_46

VCC1_5_A_47

VCC1_5_A_48

VCC1_5_A_49

VCC1_5_A_50

VCC1_5_A_51

VCC1_5_A_52

VCC1_5_A_53

VCC1_5_A_54

VCC1_5_B_55

VCC1_5_B_56

VCC1_5_B_57

VCC1_5_B_58

VCC1_5_B_59

VCC1_5_B_60

VCC1_5_B_61

VCC1_5_B_62

VCC1_5_B_63

VCC1_5_B_64

VCC1_5_B_65

VCC1_5_B_66

VCC1_5_B_67

VCC1_5_B_68

VCC1_5_B_69

VCC1_5_B_70

VCC1_5_B_71

VCC1_5_B_72

VCC1_5_B_73

VCC1_5_B_74

VCC1_5_B_75

VCC1_5_B_76

VCC1_5_B_77

VCC1_5_B_78

VCC1_5_B_79

VCC1_5_B_80

VCC1_5_B_81

VCC1_5_B_82

VCC1_5_B_83

VCC1_5_B_84

VCC1_5_B_85

VCC1_5_B_86

VCC1_5_B_87

VCC1_5_B_88

VCC1_5_B_89

VCC1_5_B_90

VCC1_5_B_91

VCC1_5_B_92

VCC1_5_B_93

VCC1_5_B_94

VCC1_5_B_95

VCC1_5_B_96

VCC1_5_B_97

VCC1_5_B_98

VCC1_5_B_99

VCC2_5_1

VCC2_5_2

VCCDMIPLL


VCCSATAPLL

VCCSUSPLL

V_CPU_IO_1

V_CPU_IO_2

V_CPU_IO_3



ICH6 1.5V EXP 0C L34 1.5V

COREVTT	COREVTT 2,4,5,7,11,32,37
COREVCC	COREVCC 2,3,32,34,35
1.5V	1.5V 5,7,10,14,26,32,36,37
3V	3V 2,4,7,9,10,11,13,14,15,16,19,20,21,22,23,25,26,27,28,29,30,32,33,34,36,37,38
5V	5V 4,11,19,21,25,26,27,28,29,30,32,33,34,35,37
RVCC1.5V	RVCC1.5V
3VSUS	3VSUS 2,11,22,25,27,32,33
5VSUS	5VSUS 27,29,30,32,33,37,38
RVCC3V	RVCC3V 4,10,11,26,30,32,33

U42D

ICH6
5 OF 5

GROUND


A1	VSS1	VSS87	G21
A12	VSS2	VSS88	G7
A13	VSS3	VSS89	G9
A19	VSS4	VSS90	H23
A21	VSS5	VSS91	H26
A23	VSS6	VSS92	H27
A26	VSS7	VSS93	J23
A7	VSS8	VSS94	J24
A9	VSS9	VSS95	J25
AA11	VSS10	VSS96	J4
AA13	VSS11	VSS97	K1
AA16	VSS12	VSS98	K23
AA4	VSS13	VSS99	K26
AB1	VSS14	VSS100	K7
AB10	VSS15	VSS101	L13
AB19	VSS16	VSS102	L15
AB2	VSS17	VSS103	L15
AB7	VSS18	VSS104	L23
AB9	VSS19	VSS105	L25
AC10	VSS20	VSS106	M12
AC12	VSS21	VSS107	M13
AC22	VSS22	VSS108	M14
AC23	VSS23	VSS109	M15
AC24	VSS24	VSS110	M16
AC26	VSS25	VSS111	M23
AC3	VSS26	VSS112	M26
AC6	VSS27	VSS113	M27
AD1	VSS28	VSS114	M4
AD10	VSS29	VSS115	M4
AD15	VSS30	VSS116	N1
AD18	VSS31	VSS117	N12
AD2	VSS32	VSS118	N13
AD24	VSS33	VSS119	N14
AD6	VSS34	VSS120	N15
AE10	VSS35	VSS121	N16
AE11	VSS36	VSS122	N17
AE12	VSS37	VSS123	N7
AE2	VSS38	VSS124	P12
AE25	VSS39	VSS125	P13
AE7	VSS40	VSS126	P14
AE1	VSS41	VSS127	P15
AF12	VSS42	VSS128	P16
AF26	VSS43	VSS129	P22
AF3	VSS44	VSS130	R11
AG1	VSS45	VSS131	R12
AG12	VSS46	VSS132	R13
AG17	VSS47	VSS133	R14
AG20	VSS48	VSS134	R15
AG22	VSS49	VSS135	R16
AG3	VSS50	VSS136	R17
AG7	VSS51	VSS137	R23
B13	VSS52	VSS138	R24
B15	VSS53	VSS139	R25
B21	VSS54	VSS140	R4
B23	VSS55	VSS141	T1
B25	VSS56	VSS142	T13
C14	VSS57	VSS143	T12
C18	VSS58	VSS144	T14
C22	VSS59	VSS145	T15
C4	VSS60	VSS146	T16
D10	VSS61	VSS147	T23
D14	VSS62	VSS148	T26
D18	VSS63	VSS149	T27
D20	VSS64	VSS150	T7
D22	VSS65	VSS151	U13
D7	VSS66	VSS152	U15
E14	VSS67	VSS153	U23
E15	VSS68	VSS154	U24
E18	VSS69	VSS155	U25
E19	VSS70	VSS156	U26
E25	VSS71	VSS157	U27
E27	VSS72	VSS158	V4
F17	VSS73	VSS159	W1
F19	VSS74	VSS160	W23
F4	VSS75	VSS161	W25
G1	VSS76	VSS162	W26
G12	VSS77	VSS163	W7
	VSS78	VSS164	Y23
	VSS79	VSS165	Y26
	VSS80	VSS166	Y27
	VSS81	VSS167	Y6
	VSS82	VSS168	AF10
	VSS83	VSS169	B24
	VSS84	VSS170	E27
	VSS85	VSS171	W24
	VSS86	VSS172	












ICH6

DEFINE AS S5 SUPPORT INITIALLY.

PROJECT : NT2
Quanta Computer Inc.

Size	Document number	Rev
Custom	ICH6(Power/GND)	2A
Date:	Monday, January 10, 2005	Sheet 14 of 40






SERIAL ROM

PROJECT : NT2
Quanta Computer Inc.

Size	Document number	Rev
Custom	MEM TERMINATION & VGA ROM	2A
Date:	Monday, January 10, 2005	Sheet 18 of 40




VGA DDR MEMORY A
@64/128MBytes DDR 128Mbit 1MX32x4 uBGA


- MAA[0..13] 15,16
- MDA[0..63] 15,16
- DMA[0..7] 15,16
- QSA[0..7] 15,16




PROJECT : NT2
Quanta Computer Inc.




Size	Document number	Rev
Custom	VGA DDR VRAM-A CANNEL	1A
Date:	Monday, January 10, 2005	Sheet 19 of 40









CRT PORT




PLACE CLOSE TO CONNECT





BACKLIGHT CONTROL






1394(FIREWIRE)

U40D




Place Close to DOCK CON.



NOTE:



- All 1394 signals must be routed on top side only
- 110 ohm +/- 5% differential pairs must be used
- Differential pairs must be 5 mills wide and 10 mills apart
- Parallelism must be maintained throughout differential pairs
- Minimum rise time @ 500 ps
- Fbw @ 700 MHz
- Lambda/2 = 3 inches
- Differential pair must be routed with equal lengths no longer than 3 inches
- Stubs must be kept as short as possible
- All components must be place as close to device as possible

BLUETOOTH



PROJECT : NT2
Quanta Computer Inc.



AUDIO AMPLIFIER



CD/PHONE INPUT & MONOOUT





3VAUD REGULATOR




5VAMP REGULATOR



PCSPK/PCMSPK GLUE LOGIC









EXT MIC




PROJECT : NT2
Quanta Computer Inc.

Size Custom	Document number AUDIO AMP, HEADPHONE&SPEAKER	Rev 3B
Date: Monday, January 10, 2005	Sheet 27 of 40	





EMI


96	AD0	Mini PCI Type III
99	AD1	
94	AD2	
95	AD3	
92	AD4	
91	AD5	





HDD CONNECTOR






CABLESEL: H=SLAVE L=MASTER




SATA HDD CONNECTOR




ODD CONNECTOR

**PLACEMENT NOTICE :**


1. PUT THE BYPASS CAP AND INDUCTOR NEAR THE HDD AND ODD CONNECTOR
2. ALL DAMPING RESISTORS SHOULD NEAR ODD AND HDD CONNECTOR RESPECTIVELY
3. ALL PULLUP AND PULLDN SHOULD NEAR THE CONNECTOR
4. ALL IDE TRACE SHOULD KEEP 5:15 ID POSSIBLE AND 5:10 IS MINIMUM REQUIREMENT



FAN1 PWM CONNECTOR



FAN2 PWM CONNECTOR







FAN3 ON/OFF CONNECTOR






PROJECT : NT2
Quanta Computer Inc.

Size Custom	Document number HDD/CD-ROM/FAN	Rev 3B
Date: Monday, January 10, 2005	Sheet 30 of 40	



PLACEMENT NOTICE :

1. ALL USB PORT RELATIVE R/C/L MUST NEAR USB CONNECTOR
2. place the common-mode choke as close as possible to the connector pins
3. max trace length mismatch between usb 2.0 signal pair should be no greater that 150 mils







BOM Note-3C


DEL Q7,Q48,Q51,Q42,Q28,Q36
ADD Q7,Q48,Q51,Q42,Q28,Q36

BA001440Z87
BAN70020Z13


USB4



USB3



LPC CONN






Size: Custom

Document number: **USB PORT/LED**

Date: Monday, January 10, 2005

Rev: 3C

Sheet: 31 of 40


[illegible]


BATTERY CHARGER


FOOTPRINT CHANGE_3B




08/17*

1.Change PL13 to (P/N:CV01544TZ06)











NT2 BOM.C2 NOTE:
 ADD PR6,PR14,PR25,PR37 CS-2203JA07
 ADD PC4,PC11,PC17,PC29 CH21006K917

MAX1845




08/17*



- 1.Change PR145 to 7.68K
- 2.Del PR220
- 3.DEL PR238



DEL PQ64 AND CHANGE -3A



PROJECT : NT2
Quanta Computer Inc.



BOM C2 NOTE:

DEL PC134,PC136 CH7222KMJ82
ADD PC134,PC136 CH72201M7T2