



01





Sandy Bridge Processor (DDR3)




Sandy Bridge_rPGA_Rev0p61
 rpg989-47989-socket
 DGG*9000005
 IC SOCKET RPGA 989P(P1.0,M/H3.0)


Sandy Bridge_rPGA_Rev0p61
 rpg989-47989-socket
 DGG*9000005
 IC SOCKET RPGA 989P(P1.0,M/H3.0)



Sandy Bridge Processor (GND)




Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




CFG[6:5] (PCIe Port Bifurcation Straps)

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```




PROJECT : R13
Quanta Computer Inc.


Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Saturday, September 18, 2010		Sheet 5 of 39




PCH Pull-high/low(CLG)




INT HDMI disable (DIS only remove)



System PWR_OK(CLG)




DPWROK FOR DSW




PROJECT : R13
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 1/6 (DMI/FDI/VIDEO)	3A
Date: Saturday, September 18, 2010 Sheet 6 of 39		

Cougar Point (HDA, JTAG, SATA)



RTC Clock 32.768KHz




HDD0 (SATA3 6.0Gb/s)


ODD (SATA1 1.5Gb/s)

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.


RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)











Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)
Socket		DG008000031

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R435 1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R522 1K 4 R521 10K 4 +3V
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R497 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R509 1K 4 GPIO33_E 29
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	R455 1K 4 R523 1K 4 BBS_BIT0 8
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V R468 1K 4 NV_ALE 8
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V R470 2.2K 4 R469 4.7K 4 NV_CLE 8 H_SNB_IVB# 2
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V55 R278 1K 4 ACZ_SYNC
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	ACZ_SDOUT R510 1K 4 +V3.3A_1.5A_HDA_IO
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	R483 1K 4 ICC_EN# 9
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R447 1K 4 PLL_ODVR_EN 9
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R198 1K 4 +3V



Cougar Point (GPIO,VSS_NCTF,RSVD)

Clock Gen Power OK (CLG)



BOARD ID SETTING

Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
R13 UMA	0	0	0	0	0	0
R13 DIS	0	0	0	0	0	1
	0	0	0	0	0	0
	0	0	0	0	0	0
	0	0	0	0	0	0



PROJECT : R13
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 4/6 (GPIO/MISC)	3A

Date: Saturday, September 18, 2010 | Sheet 9 of 39

The schematic diagram illustrates the electrical connections for the CougarPoint Rev.07 PCB. It is divided into several functional blocks, each with a list of components and their values, and a table of pin connections.

Functional Blocks and Components:

- USB:** Includes components like R526, R257, C377, C369, C378, C379, C380, C381, C382, C383, C384, C385, C386, C387, C388, C389, C390, C391, C392, C393, C394, C395, C396, C397, C398, C399, C400, C401, C402, C403, C404, C405, C406, C407, C408, C409, C410, C411, C412, C413, C414, C415, C416, C417, C418, C419, C420, C421, C422, C423, C424, C425, C426, C427, C428, C429, C430, C431, C432, C433, C434, C435, C436, C437, C438, C439, C440, C441, C442, C443, C444, C445, C446, C447, C448, C449, C450, C451, C452, C453, C454, C455, C456, C457, C458, C459, C460, C461, C462, C463, C464, C465, C466, C467, C468, C469, C470, C471, C472, C473, C474, C475, C476, C477, C478, C479, C480, C481, C482, C483, C484, C485, C486, C487, C488, C489, C490, C491, C492, C493, C494, C495, C496, C497, C498, C499, C500, C501, C502, C503, C504, C505, C506, C507, C508, C509, C510, C511, C512, C513, C514, C515, C516, C517, C518, C519, C520, C521, C522, C523, C524, C525, C526, C527, C528, C529, C530, C531, C532, C533, C534, C535, C536, C537, C538, C539, C540, C541, C542, C543, C544, C545, C546, C547, C548, C549, C550, C551, C552, C553, C554, C555, C556, C557, C558, C559, C560, C561, C562, C563, C564, C565, C566, C567, C568, C569, C570, C571, C572, C573, C574, C575, C576, C577, C578, C579, C580, C581, C582, C583, C584, C585, C586, C587, C588, C589, C590, C591, C592, C593, C594, C595, C596, C597, C598, C599, C600, C601, C602, C603, C604, C605, C606, C607, C608, C609, C610, C611, C612, C613, C614, C615, C616, C617, C618, C619, C620, C621, C622, C623, C624, C625, C626, C627, C628, C629, C630, C631, C632, C633, C634, C635, C636, C637, C638, C639, C640, C641, C642, C643, C644, C645, C646, C647, C648, C649, C650, C651, C652, C653, C654, C655, C656, C657, C658, C659, C660, C661, C662, C663, C664, C665, C666, C667, C668, C669, C670, C671, C672, C673, C674, C675, C676, C677, C678, C679, C680, C681, C682, C683, C684, C685, C686, C687, C688, C689, C690, C691, C692, C693, C694, C695, C696, C697, C698, C699, C700, C701, C702, C703, C704, C705, C706, C707, C708, C709, C710, C711, C712, C713, C714, C715, C716, C717, C718, C719, C720, C721, C722, C723, C724, C725, C726, C727, C728, C729, C730, C731, C732, C733, C734, C735, C736, C737, C738, C739, C740, C741, C742, C743, C744, C745, C746, C747, C748, C749, C750, C751, C752, C753, C754, C755, C756, C757, C758, C759, C760, C761, C762, C763, C764, C765, C766, C767, C768, C769, C770, C771, C772, C773, C774, C775, C776, C777, C778, C779, C780, C781, C782, C783, C784, C785, C786, C787, C788, C789, C790, C791, C792, C793, C794, C795, C796, C797, C798, C799, C800, C801, C802, C803, C804, C805, C806, C807, C808, C809, C810, C811, C812, C813, C814, C815, C816, C817, C818, C819, C820, C821, C822, C823, C824, C825, C826, C827, C828, C829, C830, C831, C832, C833, C834, C835, C836, C837, C838, C839, C840, C841, C842, C843, C844, C845, C846, C847, C848, C849, C850, C851, C852, C853, C854, C855, C856, C857, C858, C859, C860, C861, C862, C863, C864, C865, C866, C867, C868, C869, C870, C871, C872, C873, C874, C875, C876, C877, C878, C879, C880, C881, C882, C883, C884, C885, C886, C887, C888, C889, C890, C891, C892, C893, C894, C895, C896, C897, C898, C899, C900, C901, C902, C903, C904, C905, C906, C907, C908, C909, C910, C911, C912, C913, C914, C915, C916, C917, C918, C919, C920, C921, C922, C923, C924, C925, C926, C927, C928, C929, C930, C931, C932, C933, C934, C935, C936, C937, C938, C939, C940, C941, C942, C943, C944, C945, C946, C947, C948, C949, C950, C951, C952, C953, C954, C955, C956, C957, C958, C959, C960, C961, C962, C963, C964, C965, C966, C967, C968, C969, C970, C971, C972, C973, C974, C975, C976, C977, C978, C979, C980, C981, C982, C983, C984, C985, C986, C987, C988, C989, C990, C991, C992, C993, C994, C995, C996, C997, C998, C999, C1000, C1001, C1002, C1003, C1004, C1005, C1006, C1007, C1008, C1009, C1010, C1011, C1012, C1013, C1014, C1015, C1016, C1017, C1018, C1019, C1020, C1021, C1022, C1023, C1024, C1025, C1026, C1027, C1028, C1029, C1030, C1031, C1032, C1033, C1034, C1035, C1036, C1037, C1038, C1039, C1040, C1041, C1042, C1043, C1044, C1045, C1046, C1047, C1048, C1049, C1050, C1051, C1052, C1053, C1054, C1055, C1056, C1057, C1058, C1059, C1060, C1061, C1062, C1063, C1064, C1065, C1066, C1067, C1068, C1069, C1070, C1071, C1072, C1073, C1074, C1075, C1076, C1077, C1078, C1079, C1080, C1081, C1082, C1083, C1084, C1085, C1086, C1087, C1088, C1089, C1090, C1091, C1092, C1093, C1094, C1095, C1096, C1097, C1098, C1099, C1100, C1101, C1102, C1103, C1104, C1105, C1106, C1107, C1108, C1109, C1110, C1111, C1112, C1113, C1114, C1115, C1116, C1117, C1118, C1119, C1120, C1121, C1122, C1123, C1124, C1125, C1126, C1127, C1128, C11

1.3 A (60mils)

1.05V_VTT **+1.05V_PCH_VCC**

U24G

VCC CORE

CRT

VCCADAC **U48**

VSSADAC **U47**

1mA (10mils)

60mA (10mils)

DEL

SG & UMA : Ra

DIS : Rb

1.05V_VTT **+1.05V_PCH_VCCDLL_EXP**

R254

0.6

+1.05V_VCCAPLL_EXP

L48

***1uH/25mA_6**

C605

***10u/6.3V_6**

1.05V_VTT

2.925 A (140mils)

C400

1u/6.3V_4

C401

1u/6.3V_4

AN16

AN17

AN21

AN26

AN27

AN28

AP21

AP23

AP24

AP26

AT24

AN33

AN34

BH29

+3V_VCC_EXP

R504

0.8

C611

0.1u/10V_4

+VCCAFDI_VRM

160mA (15mils)

RS34

0.6

RS36

0.6

+VCCAFDI_VRM

+1.05V_VTT

+1.05V_VCCAPLL_FDI

R450

0.8

R492

0.8

+1.05V_VCCDLL_FDI

+1.05V_VTT

AU20

+1.05V_VTT

65mA (10mils)

L53

10uH/100mA_8

+1.05V_VCCA_A_DPL

C620

1u/6.3V_4

C627

***220U/2.5V_3528**

8mA (10mils)

L50

10uH/100mA_8

+1.05V_VCCA_B_DPL

C617

1u/6.3V_4

C406

***220U/2.5V_3528**

+3V

20mA (10mils)

RS39

***0.6**

+3V_SUS_CLKF33

C642

1u/6.3V_4

RS43

***1F_4**

+3V_SUS_CLKF33_R

L58

10uH/100mA_8

C639

10u/6.3V_6

+1.05V_VTT

20mA (10mils)

+VCC_DMI_CCI

+1.1V_VCC_DMI_CCI

UMA Only, If have power noise issue then stuff it.


5V

+3V_LDO


U29

29107711

IBEX PEAK-M (GND)




IBEX PEAK-M (GND)






PROJECT : R13
Quanta Computer Inc.

Size Custom	Document Number PCH 6/6 (GND)	Rev 3A
Date: Saturday, September 18, 2010 Sheet 11 of 39		







5

4




3






del M2 solution






VREF DQ1 M1 Solution




PROJECT : R13
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM1-RVS (9.2H)	Rev 3A
Date: Saturday, September 18, 2010 Sheet 13 of 39		





Power Up/Down Sequence



Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

<http://laptop-motherboard-schematic.blogspot.com/>

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNC	GENERICC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO21_BB_EN	



15,17 +3V_DELAY




PROJECT : R13
Quanta Computer Inc.

Size Custom	Document Number Seymour GND / LVDS/ Straps	Rev 3A
Date: Saturday, September 18, 2010	Sheet 16 of 39	




PROJECT : R13
Quanta Computer Inc.

Size Custom	Document Number Seymour_Power_and_NC	Rev 3A
Date: Saturday, September 18, 2010		Sheet 17 of 39




support 1Gbit
VRAM (64M X 16)




DIVIDER RESISTORS	GDDR5	DDR3
MVREF TO 1.8V (Ra)	40.2R	40.2R
MVREF TO GND (Rb)	100R	100R



17,19,22,39 +1.5V_VGA → +1.5V_VGA




MEMORY INTERFACE



route 50ohms
single-ended/100ohms diff
and keep short
Debug only, for clock observation,
if not needed, DNI



20







close to HDMI conn

6	IN_CLK#	IN_CLK#	C280	0.1u/10V_4	C TXC HDMI-
6	IN_CLK	IN_CLK	C288	0.1u/10V_4	C TXC HDMI+
6	IN_D0#	IN_D0#	C307	0.1u/10V_4	C TX0 HDMI-
6	IN_D0	IN_D0	C309	0.1u/10V_4	C TX0 HDMI+
6	IN_D1#	IN_D1#	C298	0.1u/10V_4	C TX1 HDMI-
6	IN_D1	IN_D1	C303	0.1u/10V_4	C TX1 HDMI+
6	IN_D2#	IN_D2#	C313	0.1u/10V_4	C TX2 HDMI-
6	IN_D2	IN_D2	C314	0.1u/10V_4	C TX2 HDMI+



DISCRETE HDMI I2C SELECT


Close to HDMI Connector




PROJECT : R13
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDMI CONN	3A
Date: Saturday, September 18, 2010	Sheet 21 of 39	


CRT PORT





HOLE





CPU FAN




SATA HDD CONNECTOR




SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.




High : ODD power down
Low : ODD power on










26









POWER BUTTON CONNECT



KEYBOARD Con.




SI un-install




28

EC KB3930 has included K/B pull-up resistor and function


SI Modify
9/15 SI for H/W.




LED Con.



TOUCH PAD Con.



To TOUCH PAD SW board







1




Mini PCI-E Card 1 WLAN



30







- 1.Alert trace routing between data and clock trace
- 2.Refer to ground
- 3.Keep out 20 mils








PROJECT : R13 Quanta Computer Inc.

Size Custom	Document Number CPU Core2 (NCP5911)	Rev 3A
Date: Saturday, September 18, 2010 Sheet 34 of 39		










39



Park-LP	PWRCNTL0	PWRCNTL1	V-CORE
L	0	0	0.9V
M	0	1	1V
H	1	0	1.1V(default)
TBD	1	1	NA

