





# AMD Debug Termination


| Signal Name                                            | Type | Connection                                                                                          | Termination                   | Voltage |
|--------------------------------------------------------|------|-----------------------------------------------------------------------------------------------------|-------------------------------|---------|
| TEST6<br>TEST7<br>TEST8                                |      | Remain unconnected                                                                                  | -                             |         |
| TEST9                                                  | I    | Tie to VSS                                                                                          | -                             | VSS     |
| TEST10                                                 |      | S1g2: Leave unconnected                                                                             |                               |         |
|                                                        |      | S1g3: Pulled up to VLDT (0603 DNI)                                                                  |                               |         |
| TEST12                                                 |      | Test point access required for scan function. Connection to scan header preferred but not required. | 1 K $\Omega$ to VSS<br>No pop | VSS     |
| TEST14<br>TEST15<br>TEST16<br>TEST17                   |      | Test point access required, header is preferred                                                     | -                             | -       |
| TEST18                                                 |      |                                                                                                     | 1 K $\Omega$ to VSS<br>No pop | VSS     |
| TEST19                                                 |      |                                                                                                     | 1 K $\Omega$ to VSS<br>No pop | VSS     |
| TEST20                                                 |      | Test point access required for scan function. Connection to scan header preferred but not required. | 300 $\Omega$ <sup>6</sup>     | VSS     |
| TEST21                                                 |      |                                                                                                     | 300 $\Omega$ <sup>6</sup>     | VSS     |
| TEST22                                                 |      |                                                                                                     | 1 K $\Omega$ to VSS<br>No pop | VSS     |
| TEST23                                                 |      |                                                                                                     | 300 $\Omega$ <sup>6</sup>     | VSS     |
| TEST24                                                 | I    | Test point access required for scan function. Connection to scan header preferred but not required. | 300 $\Omega$ <sup>6</sup>     | VSS     |
| TEST25_H                                               |      |                                                                                                     | 510 $\Omega$ <sup>6</sup>     | VSS     |
| TEST25_L                                               |      |                                                                                                     | 510 $\Omega$ <sup>6</sup>     | VDDIO   |
| TEST27<br>TEST28_H<br>TEST28_L<br>TEST29_H<br>TEST29_L |      | Need test point on board                                                                            | -                             | -       |





## HDT Header



## TSI Function



## CPU HT/ MISC



| SVC | SVD | (CPUVRM_PRO# = VCC/GND) | VCC/ GND | OPEN |
|-----|-----|-------------------------|----------|------|
| 0   | 0   | 1.1                     | 1.1      |      |
| 0   | 1   | 1.0                     | 1.2      |      |
| 1   | 0   | 0.9                     | 1.0      |      |
| 1   | 1   | 0.8                     | 0.8      |      |

**FLEX Computing**

Project Name : H510UA1

Title : CPU - HT/ MISC I/F

Size : Document Number : HPMH-40GAB6300-D


Date : Thursday, December 30, 2010

Rev : 0


Sheet : 2 of 51




## CPU PWR




## BOTTOM SIDE DECOUPLING



## CPU GND






## DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE



**FLEXComputing**


|                                    |                                       |                           |            |
|------------------------------------|---------------------------------------|---------------------------|------------|
| Project Name :<br>H510UA1          |                                       | Title :<br>CPU - PWR/ GND |            |
| Size :                             | Document Number :<br>HPMH-40GAB6300-D |                           | Rev :<br>D |
| Date : Thursday, December 30, 2010 |                                       | Sheet : 4 of 51           |            |

# MEM CH-A






## Layout

0.1uF Caps for CMD,CLK,CTRL return path  
Place Caps on the same side as SO-DIMM  
and close to VDD Pin .




## Layout

Place these caps close  
to Pin203 and 204.




**FLEX**Computing

|                                                 |                                |
|-------------------------------------------------|--------------------------------|
| Project Name :<br>H510UA1                       | Title :<br>SO-DIMM Channel - A |
| Size :<br>Document Number :<br>HPMH-40GAB6300-D | Rev :<br>D                     |
| Date : Thursday, December 30, 2010              | Sheet : 5 of 51                |




**Layout**

0.1uF Caps for CMD,CLK,CTRL return path  
Place Caps on the same side as SO-DIMM  
and close to VDD Pin .



**Layout**


Place these caps close  
to Pin203 and 204.




FLEXComputing

|                                                 |                                |
|-------------------------------------------------|--------------------------------|
| Project Name :<br>H510UA1                       | Title :<br>SO-DIMM Channel - B |
| Size :<br>Document Number :<br>HPMH-40GAB6300-D | Rev :<br>D                     |
| Date : Thursday, December 30, 2010              | Sheet : 6 of 51                |

**NB HT/ PCIE**



Flex P/N: HPMH-10-0010000096G  
HP B&S P/N: HPMJ-534109-001 (UMA)  
                  HPMJ-604096-001 (DGPU)




GFX TX







LAN TX  
WLAN TX  
Card Reader TX  
USB3.0 TX

A-LINK TX

|                                   |                                       |                                   |            |
|-----------------------------------|---------------------------------------|-----------------------------------|------------|
| <b>FLEX Computing</b>             |                                       |                                   |            |
| Project Name :<br>H510UA1         |                                       | Title :<br>RS880M - HT/ PCI-E I/F |            |
| Size :                            | Document Number :<br>HPMH-40GAB3000-D |                                   | Rev :<br>D |
| Date: Thursday, December 30, 2010 |                                       | Sheet: 7                          | of 51      |




NB Side Port/ Strapping



# NB PWR

## RS880M POWER TABLE

| PIN NAME   | RS880M     | PIN NAME      | RS880M |
|------------|------------|---------------|--------|
| VDDHT      | +1.1V      | IOPLLVD       | +1.1V  |
| VDDHTRX    | +1.1V      | AVDD          | +3.3V  |
| VDDHTTX    | +1.1V      | AVDDDI        | +1.8V  |
| VDDA18PCIE | +1.8V      | AVDDQ         | +1.8V  |
| VDDG18     | +1.8V      | PLLVD         | +1.1V  |
| VDD18_MEM  | +1.8V      | PLLVD18       | +1.8V  |
| VDDPCIE    | +1.1V      | VDDA18PCIEPLL | +1.8V  |
| VDDC       | +1.1V      | VDDA18HTPLL   | +1.8V  |
| VDD_MEM    | +1.8V/1.5V | VDDLTP18      | +1.8V  |
| VDDG33     | +3.3V      | VDDLTP18      | +1.8V  |
| IOPLLVD18  | +1.8V      | VDDLTP33      | NC     |



# SB PCI-E/ CPU/ Alink/ CLK I/F

## A-Link



## GFX

## LAN

## WLAN

## USB3.0

## Card Reader



## SB820M Debug Straps

### PciIIByp (PCI AD27)

Bypass PCI PLL  
(Used in functional test at tester):

L: Bypass internal PLL clock  
H: Use internal PLL generated PLL CLK (Internal Pull-Up of 15Kohm)

### ILAAutorunEnB (PCI AD26)

ILA Auto run Enable

L: ILA Auto run enable  
H: ILA Auto run disable (Internal Pull-Up of 15Kohm)

### FCCIkByP (PCI AD25)

Bypass FC CLK

L: Bypass internal FC CLK (Used in functional test at tester)  
H: Use internal FC CLK

### I2CROMEn (PCI AD24)

I2C ROM Enable. Load the setting for A-Link Express/ PLL/ music control from I2C ROM

L: Getting the value from I2C EPROM  
H: Disable I2C ROM  
(Internal Pull-Up of 15Kohm)

### PCI\_ROM\_BOOT (PCI AD23)

Bootting from PCI memory

L: Route ROM fetch tp PCI bus on the very first boot. Use ROMTYPE to determine the ROM type on the subsequent boots.  
H: Use ROMTYPE straps to determine the ROM type  
(Internal Pull-Up of 15Kohm)

### PCIe EEPROM Data/ Clock (PCI\_REQ3/ PCI\_GNT3)

PCIe EEPROM Data/ Clock

Connected to PCIe EEPROM SDA/ SCL pin or provided test point access for lad use.

## SB820M H/W STRAPS

### ECEnableStrap (LPCCLK0)

Embedded Controller (EC):

L: Disable  
H: Enable



Type I are captured on RSMRST#  
Type II are captured on PWRGD.

### CLKGEN (LPCCLK1)

Define Clock Generator:

L: External clock mode  
H: Internal clock mode



### ROMTYPE\_1&0 (EC\_PWM3& EC\_PWM2)

| ROMTYPE_1<br>EC_PWM3 | ROMTYPE_0<br>EC_PWM2 | ROM type     |
|----------------------|----------------------|--------------|
| 0                    | 0                    | FWH          |
| 0                    | 1                    | LPC& PMC ROM |
| 1                    | 0                    | SPI          |
| 1                    | 1                    | Reserve      |

Default Pull-High Pull-Low --> 2.2Kohm

Reserved for Pull-Low selection.



### BIF\_GEN2\_COMPLIANCE\_Strap (PCI CLK1)

Set PCIe to Gen II mode:

SB820M: Only provision for Pull down is required, not install by default.



### BootFailTmrEn (PCI CLK2)

Watchdog function:

L: Disable BootFailtmr function  
H: Enable BootFailtmr function



### DefaultStrapMode (PCI CLK3)

Default Debug Straps:

L: Disable Debug Straps  
H: Select external Debug Straps



### CPUClkSel (PCI CLK4)

CPU/ NB HT Clock Selection:

L: Reserved  
H: Required setting for integrated clock mode



### CoreSpeedMode (AZ\_SDOUT)

Slow down core clock for low power mobile platform:

L: Performance Mode  
H: Low Power Mode




Type I : LPCCLK0, EC\_PWM3& EC\_PWM2  
Type II : the rest of strapping

**FLEX Computing**


|                                   |                                              |
|-----------------------------------|----------------------------------------------|
| Project Name :<br><b>H510UA1</b>  | Title :<br><b>SB820M - SATA/ SPI/ Strap</b>  |
| Size :<br><b>H510UA1</b>          | Document Number :<br><b>HPMH-40GAB6300-D</b> |
| Date: Thursday, December 30, 2010 | Rev :<br><b>D</b>                            |
| Sheet: 12 of 51                   |                                              |

## SB SATA/ SPI/ STRAP



# SB ACPI/ USB/ HDA



Mother Board ID:













| ID4 | ID3 | ID2 | ID1 | ID0 | Board ID | Board ID                     |
|-----|-----|-----|-----|-----|----------|------------------------------|
| 0   | 0   | 1   | 1   | 0   | 0x366A   | Kelly 1.x UMA (IMR)          |
| 0   | 0   | 1   | 1   | 1   | 0x366B   | Kelly 1.x Seymour XT (IMR)   |
| 0   | 1   | 0   | 0   | 0   | 0x366C   | Kelly 1.x Whistler Pro (IMR) |
| 0   | 1   | 0   | 0   | 1   | 0x1649   | Kelly 1.x UMA                |
| 0   | 1   | 0   | 1   | 0   | 0x164A   | Kelly 1.x Seymour XT         |
| 0   | 1   | 0   | 1   | 1   | 0x164B   | Kelly 1.x Whistler Pro       |
| 0   | 1   | 1   | 0   | 0   | 0x164C   | Young 1.x UMA                |
| 0   | 1   | 1   | 0   | 1   | 0x164D   | Young 1.x Seymour XT         |
| 0   | 1   | 1   | 1   | 0   | 0x164E   | Young 1.x Whistler Pro       |

|                    |               |
|--------------------|---------------|
| (29) SIO_EXT_WAKE# | (31) CR_GPIO# |
|--------------------|---------------|









|                  |                 |               |               |
|------------------|-----------------|---------------|---------------|
| (27) ODD_PLUGIN# | (33) USB3_SMIF# | (34) USB_OC1# | (38) USB_OC0# |
|------------------|-----------------|---------------|---------------|



Stage ID  
High --> SI (Deflault internal PU)  
Low --> PV



SB820M  
Part 4 of 5



Touch  
Screen  
Web CAM


Finger  
Print  
WLAN

Port 3

Port 2

Port 1



Port 0



Reserve for Zero-ODD

|                                    |                   |                                       |       |
|------------------------------------|-------------------|---------------------------------------|-------|
| Project Name : H510UA1             |                   | Title : SB820M - ACPI/ USB/ HDA/ GLAN |       |
| Size :                             | Document Number : | HPMH-40GAB6300-D                      |       |
| Date : Thursday, December 30, 2010 | Sheet :           | 13                                    | of 51 |

## SB PWR/ GND



**FLEX** Computing

|                                    |                                       |                              |            |
|------------------------------------|---------------------------------------|------------------------------|------------|
| Project Name :<br>H510UA1          |                                       | Title :<br>SB820M - PWR/ GND |            |
| Size :                             | Document Number :<br>HPMH-40GAB6300-D |                              | Rev :<br>D |
| Date : Thursday, December 30, 2010 |                                       | Sheet : 14 of 51             |            |

Seymour  
Flex P/N: HPMH-10-0020000049G  
HP B&S P/N: HPMJ-633843-001  
Whistler  
Flex P/N: HPMH-10-0020000050G  
HP B&S P/N: HPMJ-628114-001





<http://hobi-elektronika.net>



```

64MX16
HYNIX:
Flex P/N: HPMH-14-00D0000040G - IC DDR3 H5TQ1G63DFR-11C 64MX16 FBGA-96
HP B&S P/N: HPMJ-506474-945
SAMSUNG:
Flex P/N: HPMH-14-00D0000042G - IC DDR3 K4W1G1646G-BC11 64MX16 FBGA-96
HP B&S P/N: HPMJ-506474-344

128MX16:
Hynix: HPMH-14-00D0000039G - IC DDR3 H5TQ2G63BFR-11C 128MX16 FBGA-96
Samsung: HPMH-14-00D0000043G - IC K4W2G1646C-HC11 128Mb*16 96 FBGA

```







|                    |             |
|--------------------|-------------|
| DIVIDER RESISTORS  | DDR3/ GDDR3 |
| MVREF TO 1.5V (Ra) | 40.2R       |
| MVREF TO GND (Rb)  | 100R        |


Place colse to Pin  
For DDR3:  $0.7 * V_{DDR1}$

Seymour: NA  
Whistler: Mounte



Place colse to Pin  
For DDR3:  $0.7 * V_{DDR1}$

Route 50ohms single-ended/ 100ohms diff and keep short  
Debug only, for clock observation, if not needed, NA



Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2


<http://hobi-elektronika.net>



|                                          |                                              |                                   |                   |
|------------------------------------------|----------------------------------------------|-----------------------------------|-------------------|
| Project Name :<br><b>H510UA1</b>         |                                              | Title :<br><b>DGPU - VRAM I/F</b> |                   |
| Size :                                   | Document Number :<br><b>HPMH-40GAB6300-D</b> |                                   | Rev :<br><b>D</b> |
| Date: <b>Thursday, December 30, 2010</b> |                                              | Sheet : <b>17</b> of <b>51</b>    |                   |

## DGPU STRAP


| CONFIGURATION STRAPS                |                                             |                                                                                                                                                                                                                                                                                                                                                                                                               |                        |                      |
|-------------------------------------|---------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|----------------------|
| STRAPS                              | PIN                                         | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                   | ASIC Deault            | Status               |
| TX_PWRS_ENB                         | GPIO0                                       | Transmitter (Tx) power savings enable<br>0: 50% Tx output swing (DEFAULT)<br>1: Full Tx output swing                                                                                                                                                                                                                                                                                                          | All Internal Pull Down | Mounted              |
| TX_DEEMPH                           | GPIO1                                       | PCI Express transmitter deemphasis enable.<br>0: Tx de-emphasis disabled (DEFAULT)<br>1: Tx de-emphasis enabled                                                                                                                                                                                                                                                                                               |                        | Mounted              |
| RESERVED                            | GPIO2                                       | 0 : PCIe device as 2.5 GT/s capable (DEFAULT)<br>1 : PCIe device as 5.0 GT/s capable                                                                                                                                                                                                                                                                                                                          |                        | Mounted              |
| VGA_DIS                             | GPIO9                                       | VGA disable determines whether or not the card will be recognized as the system's VGA controller (via the SUBCLASS field in the PCI configuration space):<br>0 : VGA Controller capacity enabled (DEFAULT)<br>1 : The device will not be recognized as the system's VGA controller                                                                                                                            |                        | NA                   |
| BIOS_ROM_EN                         | GPIO_22_ROMCSB                              | 0 - Disable external BIOS ROM device (DEFAULT)<br>1 - Enable external BIOS ROM device                                                                                                                                                                                                                                                                                                                         |                        | NA                   |
| CONFIG[2]<br>CONFIG[1]<br>CONFIG[0] | GPIO13<br>GPIO12<br>GPIO11                  | BIOS_ROM_EN = 1, Config[2:0] defines the ROM type.<br>BIOS_ROM_EN = 0, Config[2:0] defines the primary memory aperture size.<br>Size of the primary memory apertures    CONFIG[2:0]<br>128 MB                                         000<br>256 MB                                         001<br>64MB                                            010<br>32MB                                            011 |                        | NA<br>NA<br>Mounted  |
| VIP_DEVICE_STRAP_ENA                | V2SYNC                                      | IGNORE VIP DEVICE STRAPS<br>L: Ignore VIP Device Strap (DEFAULT)<br>H: Enable VIP Device Strap                                                                                                                                                                                                                                                                                                                |                        | NA                   |
| RSVD<br>RSVD<br>RSVD<br>RSVD        | H2SYNC<br>GENERICC<br>GPIO8<br>GPIO21_BB_EN |                                                                                                                                                                                                                                                                                                                                                                                                               |                        | NA<br>NA<br>NA<br>NA |
| AUD[1]<br>AUD[0]                    | HSYNC<br>VSYNC                              | AUD[1] AUD[0]<br>0 0 No audio function<br>0 1 Audio for DisplayPort and HDMI if dongle is detected<br>1 0 Audio for DisplayPort only<br>1 1 Audio for both DisplayPort and HDMI                                                                                                                                                                                                                               |                        | NA<br><br>NA         |




|                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                       |
|------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
| Signal                             | Seymour/Whistler                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Robson/ Park/ Medison/ Capilano/ Broadway                                             |
| Ball AJ21 on M2<br>Ball AG13 on S3 | <p>SWAPLOCKA</p> <p>SwaplockA/ B signals can be optionally used on a multi-GPU design with multiple display outputs to allow all displays in a group (group A or group B) to update at the same time and have synchronous left/ right stereo timing.</p> <p>Genlock of the GPUs is also needed, either via a genlock system, or by feeding all GPUs with the same reference clock. Also connecting SwaplockB is preferred, but not required. SwaplockA/ B are open drain, 3.3V signals.</p> <p>If this feature is not required, these signals can be used as 3.3V GPIOs or left unconnected on the PCB.</p> | <p>Ball AJ21 is NC on M2 packages</p> <p>Ball AG13 is R2SET on S3 package</p>         |
| Ball AK21 on M2<br>Ball H12 on S3  | <p>SWAPLOCKB - see above</p> <p>On a multi-gpu design, SwaplockB from all GPUs are connected together with an external pull-up resistor (10K Ohms).</p> <p>If this feature is not required, these signals can be used as 3.3V GPIOs or left unconnected on the PCB.</p>                                                                                                                                                                                                                                                                                                                                     | <p>Ball AK21 is NC on M2 packages</p> <p>Ball AH12 is DAC2 Output - on S3 package</p> |


| Signal                | Seymour/Whistler                                                                                                | Robson/ Park/ Medison/ Capilano/ Broadway |
|-----------------------|-----------------------------------------------------------------------------------------------------------------|-------------------------------------------|
| Ball AC32 on M2       | NC                                                                                                              | DAC2 Output-C on M2 package               |
| Ball AA29 on M2       | NC                                                                                                              | R2SET on M2 package                       |
| Ball AD32 on M2       | NC                                                                                                              | DAC2 Output- Y                            |
| Ball AG33 on M2       | NC                                                                                                              | A2VDD                                     |
| Ball AD33 on M2       | NC                                                                                                              | A2VDDQ                                    |
| Ball AF33 on M2       | TSVSSQ                                                                                                          | A2VSSQ                                    |
| Ball AG33, AG32 on M2 | NC                                                                                                              | VDD2DI/VSS2DI                             |
| H2SYNC                | GENLK_CLK (3.3V):<br>Reference clock input (3.3V) for pixel PLL received from frame-lock/<br>gen-lock interface | H2SYNC                                    |
| V2SYNC                | GENLK_VSYNC (3.3V):<br>Frame timing indicator.Output to frame-lock/genlock interface                            | V2SYNC                                    |

|                                          |                                              |                                |                   |
|------------------------------------------|----------------------------------------------|--------------------------------|-------------------|
| <b>FLEX Computing</b>                    |                                              |                                |                   |
| Project Name :<br><b>H510UA1</b>         |                                              | Title :<br><b>DGPU - Strap</b> |                   |
| Size :                                   | Document Number :<br><b>HPMH-40GAB6300-D</b> |                                | Rev :<br><b>D</b> |
| Date: <b>Thursday, December 30, 2010</b> |                                              | Sheet : <b>18</b> of <b>51</b> |                   |






## DGPU BACO










## DGPU PWRSW




### DGPU VRAM Channel - A

Samsung/ K4W1G1646G-BC11  
Flex P/N: HPMH-14-00D0000042G  
HP B&S P/N: HPMJ-506474-945  
Hynix/ H5TQ1G63DFR-11C  
Flex P/N: HPMH-14-00D0000040G  
HP B&S P/N: HPMJ-506474-344



PCB Layout indicate










**FLEX** Computing


|                                   |                                       |                                    |            |
|-----------------------------------|---------------------------------------|------------------------------------|------------|
| Project Name :<br>H510UA1         |                                       | Title :<br>DGPU - VRAM Channel - A |            |
| Size :                            | Document Number :<br>HPMH-40GAB6300-D |                                    | Rev :<br>D |
| Date: Thursday, December 30, 2010 |                                       | Sheet : 22                         | of 51      |

### DGPU VRAM Channel - B

Samsung/ K4W1G1646G-BC11  
Flex P/N: HPMH-14-00D0000042G  
HP B&S P/N: HPMJ-506474-945  
Hynix/ H5TQ1G63DFR-11C  
Flex P/N: HPMH-14-00D0000040G  
HP B&S P/N: HPMJ-506474-344




PCB Layout indicate






**FLEX** Computing

|                                          |                                              |                                           |                   |
|------------------------------------------|----------------------------------------------|-------------------------------------------|-------------------|
| Project Name :<br><b>H510UA1</b>         |                                              | Title :<br><b>DGPU - VRAM Channel - B</b> |                   |
| Size :                                   | Document Number :<br><b>HPMH-40GAB6300-D</b> |                                           | Rev :<br><b>D</b> |
| Date: <b>Thursday, December 30, 2010</b> |                                              | Sheet : <b>23</b>                         | of <b>51</b>      |

## LVDS









## Touch Screen






**FLEXComputing**

|                |                             |         |                        |
|----------------|-----------------------------|---------|------------------------|
| Project Name : | H510UA1                     | Title : | LVDS/ Touch Screen I/F |
| Size :         | Document Number :           | Rev :   | D                      |
| Date :         | Thursday, December 30, 2010 | Sheet : | 24 of 51               |

# HDMI






Near by CN\_HDMI1



**FLEX**Computing


|                                    |                                    |                  |         |
|------------------------------------|------------------------------------|------------------|---------|
| Project Name : H510UA1             |                                    | Title : HDMI I/F |         |
| Size :                             | Document Number : HPMH-40GAB6300-D |                  | Rev : D |
| Date : Thursday, December 30, 2010 |                                    | Sheet : 25 of 51 |         |



**FLEXComputing**


|                |                             |                  |           |
|----------------|-----------------------------|------------------|-----------|
| Project Name : | H510UA1                     | Title :          | D-sub I/F |
| Size :         | Document Number :           | HPMH-40GAB6300-D | Rev : D   |
| Date :         | Thursday, December 30, 2010 | Sheet :          | 26 of 51  |

## SATA HDD0




## SATA HDD1


For 17.3" only




## SATA ODD



## ODD Zero PWR



## G-Sensor



G-SENSOR - ST HP3DC

3.3VS

ADDR: 0001100x(30h) - SDO PD

ADDR: 0011101x(32h) - SDO NC



SINK: ?mA@VoL=0.33V (MAX)

**FLEXComputing**

|                                   |                                               |
|-----------------------------------|-----------------------------------------------|
| Project Name :<br><b>H510UA1</b>  | Title:<br><b>HDD/ ODD/ Zero PWR/ G-sensor</b> |
| Size:                             | Document Number :<br><b>HPMH-40GAB6300-D</b>  |
| Date: Thursday, December 30, 2010 | Rev :<br><b>D</b>                             |
| Sheet : 27                        | of 51                                         |



# Web CAM

# T/P



# Finger Printer





Remve Finger Printer coponents for IMR



**FLEX**Computing


|                                                 |                                          |
|-------------------------------------------------|------------------------------------------|
| Project Name :<br>H510UA1                       | Title :<br>WebCAM/ BT/ FPI/ Touch Screen |
| Size :<br>Document Number :<br>HPMH-40GAB6300-D | Rev :<br>D                               |
| Date : Thursday, December 30, 2010              | Sheet : 28 of 51                         |

**EC/ ITE8518E**






## Card Reader




## Card Reader CONN

For 15" M/B only




## Card Reader BTB CONN

For 17" M/B only




**FLEX** Computing

|                                          |                                              |                                                  |                   |
|------------------------------------------|----------------------------------------------|--------------------------------------------------|-------------------|
| Project Name :<br><b>H510UA1</b>         |                                              | Title :<br><b>Card Reader -- Realtek RTS5209</b> |                   |
| Size :<br><b>100</b>                     | Document Number :<br><b>HPMH-40GAB6300-D</b> |                                                  | Rev :<br><b>D</b> |
| Date: <b>Thursday, December 30, 2010</b> |                                              | Sheet: <b>31</b>                                 | of <b>51</b>      |





## Transformer

Transformer :  
Gbit P/N: 32-100079-000G (GST5009)  
10/100 P/N: 32-0000000009G (TST1284)




## RJ45



Amber  
Vf=2V If=20mA  
White  
Vf=3.2V If=30mA

Reference:  
RJ45 Phone Jack  
Pin define:

|   |       |
|---|-------|
| 1 | TXD+0 |
| 2 | TXD-0 |
| 3 | TXD+1 |
| 4 | TXD+2 |
| 5 | TXD-2 |
| 6 | TXD-1 |
| 7 | TXD+3 |
| 8 | TXD-3 |



SVTP\_v4.03 - 2.6 - Ethernet Checklist - Rev C.xls

- Ch.3.1.4.4  
Some older cheap RJ-45s only populate pins 1,2,3,6.  
10/100 requires the other 4 pins for grounding. Gigabit Ethernet requires all 8 pins for data signals.

















- Ch.3.1.4.13  
Resistance from RJ-45 shell to any other chassis ground point (ohms) less than 1 ohm

- Ch.3.1.4.14 & Ch.3.1.4.15  
Protection against non-standard power-over-Ethernet (PoE)  
Resistance between pins 1,3 (TXD0P, TXD1P) and pins 4,7 (TXD2P, TXD3P) of the RJ-45 greater than 58K ohms.


**FLEX Computing**

Project Name: H510UA1 Title: Gb LAN -- RL8111E-VB-GR  
Size: Document Number: HPMH-40GAB6300-D Rev: D  
Date: Thursday, December 30, 2010 Sheet: 32 of 51

Leave empty for IMR




## USB 3.0/ 2.0



## USB PWR SW

USB 3.0: RJ8& RJ9 mounted A, B.  
USB 2.0: RJ8& RJ9 mounted B, B.



USB3.0 Conn:


HPMH-38-0040000065G -- CONN USB 3.0 9P 2UB4014-000101 SINGATRON  
HPMH-38-0040000067G -- CONN USB 3.0 9PIN TARA7-9Y5391 ACON  
HPMH-38-0040000068G -- CONN USB 3.0 9P USBF-D9F1-ANR1-00 E-CONN  
HPMH-38-0040000088G -- CONN USB3.0 1-1932354-1 9P H:7.4mm

USB2.0 Conn:


HPMH-38-0040000066G -- CONN USB 2.0 4P 2UB4015-000111 SINGATRON  
HPMH-38-0040000070G -- CONN USB 2.0 4PIN UARBS-4K5986 ACON  
HPMH-38-0040000071G -- CONN USB 2.0 4P USBF-D4F1-ANR1-CA E-CONN

<http://hobi-elektronika.net>

# Audio CODEC




## MIC CONN




**FLEX Computing**

|                                                        |                                        |
|--------------------------------------------------------|----------------------------------------|
| Project Name :<br><b>H510UA1</b>                       | Title :<br><b>Audio -- IDT92HD80TA</b> |
| Size :<br>Document Number :<br><b>HPMH-40GAB6300-D</b> | Rev :<br><b>D</b>                      |
| Date : Thursday, December 30, 2010                     | Sheet : 35 of 51                       |

# FRONT SPK AMP



# Headphone AMP




**FLEXComputing**

|                                   |                  |                  |                             |
|-----------------------------------|------------------|------------------|-----------------------------|
| Project Name:                     | H510UA1          | Title:           | Audio -- Speaker/ Amplifier |
| Size:                             | Document Number: | HPMH-40GAB6300-D | Rev: D                      |
| Date: Thursday, December 30, 2010 | Sheet:           | 36               | of 51                       |




# PWRBTN Board



For Test only

(29) Q\_WEB\_BUTTON#  
(29) PWRBTN#  
(29) PWR\_LED  
(24,29) LID#




# USB Board

(29) PWR\_LED  
(29) HDD\_ACT\_LED#  
(29) HDD\_PARK\_LED#

(13) USB\_OC0#  
(29,33,34) USB5V\_ON

(13) USB0\_N  
(13) USB0\_P

(13) USB1\_N  
(13) USB1\_P



**FLEX** Computing

Project Name :  
H510UA1

Title :  
Daughter Board Connector

Size :

Document Number :  
HPMH-40GAB6300-D








Rev :  
D

Date: Thursday, December 30, 2010



Sheet : 38 of 51

<http://hobi-elektronika.net>

**RUN/ SUS PWR**



# Charger



Adapter rating (W)    AD\_TYPE (V)

|                  |        |
|------------------|--------|
| 65W/RID=383Kohm  | 0.484V |
| 90W/RID=294Kohm  | 0.621V |
| 120W/RID=221Kohm | 0.809V |

Adapter Voltage=18.5V  
ACIN > 2.4V (Adapter Exist)  
ACIN < 2.4V (Adapter non-Exist)

Adapter rating (W)    AD\_TYPE (V)

|                  |        |
|------------------|--------|
| 65W/RID=383Kohm  | 0.484V |
| 90W/RID=294Kohm  | 0.621V |
| 120W/RID=221Kohm | 0.809V |

LED control


雙色燈

| AirLine Combo                | AC available | Charge |
|------------------------------|--------------|--------|
| 2.032V > ADAPIN_SEL > 1.542V | V            | X      |
| ADAPIN_SEL > 2.032V          | V            | V      |
| 1.542V > ADAPIN_SEL          | X            | X      |





# VGA\_CORE






| VID1 | VID0 [N/A] | VGA_CORE (V) |
|------|------------|--------------|
| 0    | -          | 0.9          |
| 1    | -          | 1.0          |

| VID1 | VID0 | VGA_CORE (V) |
|------|------|--------------|
| 0    | 0    | 0.9          |
| 0    | 1    | 1.05         |
| 1    | 0    | 1.0          |
| 1    | 1    | 1.15         |


Whistler Pro  
MAX = 24A  
OCP = 31.5A

Seymour XTX  
MAX = 14.2A  
OCP = 19A

|       | Whistler                            | Seymour                             |
|-------|-------------------------------------|-------------------------------------|
| PR102 | 39.2K ohm 1%<br>HPMH-30-139221-990G | 49.9K ohm 1%<br>HPMH-30-149921-990G |
| PL9   | 0.36µH<br>HPMH-32-4000000254G       | 1.0µH<br>HPMH-32-4000000245G        |
| PR104 | NA                                  | Mounted                             |
| PR98  | NA                                  | Mounted                             |
| PR108 | NA                                  | Mounted                             |
| PQ7   | NA                                  | Mounted                             |
| PC100 | NA                                  | Mounted                             |
| PQ117 | Mounted                             | NA                                  |
| PC241 | Mounted                             | NA                                  |



# 1.1VS




FLEX Computing


|                                    |                                    |                                 |         |
|------------------------------------|------------------------------------|---------------------------------|---------|
| Project Name : H510UA1             |                                    | Title : PWR -- 1.1VS (TPS51218) |         |
| Size :                             | Document Number : HPMH-40GAB6300-D |                                 | Rev : D |
| Date : Thursday, December 30, 2010 |                                    | Sheet : 44                      | of 51   |





1.8VS



2.5VS



1.05VS




AP133:  
Low dropout: 350mV at  
300mA  
EN logic low: <0.4V  
EN logic high: >1.4V  
Thermal shutdown: 145'C

<http://hobi-elektronika.net>

**FLEX**Computing

|                                   |                                              |                                               |  |
|-----------------------------------|----------------------------------------------|-----------------------------------------------|--|
| Project Name :<br><b>H510UA1</b>  |                                              | Title :<br><b>PWR -- 1.8VS/ 1.05VS/ 2.5VS</b> |  |
| Size :                            | Document Number :<br><b>HPMH-40GAB6300-D</b> | Rev : D                                       |  |
| Date: Thursday, December 30, 2010 |                                              | Sheet : 46 of 51                              |  |


# 1.1VSTBY





**FLEX** Computing

|                                   |                                       |                                       |            |
|-----------------------------------|---------------------------------------|---------------------------------------|------------|
| Project Name :<br>H510UA1         |                                       | Title :<br>PWR -- 1.1VSTBY_SB (AP133) |            |
| Size :                            | Document Number :<br>HPMH-40GAB6300-D |                                       | Rev :<br>D |
| Date: Thursday, December 30, 2010 |                                       | Sheet : 47                            | of 51      |

## Screw Hole



## EMI/ Moat CAP



## FID

- FID1 FIDUCIAL CAD-016 1 NC, NO CONNECT TO ANY.
- FID2 FIDUCIAL CAD-016 1 NC, NO CONNECT TO ANY.
- FID3 FIDUCIAL CAD-016 1 NC, NO CONNECT TO ANY.
- FID4 FIDUCIAL CAD-016 1 NC, NO CONNECT TO ANY.
- FID5 FIDUCIAL CAD-016 1 NC, NO CONNECT TO ANY.
- FID6 FIDUCIAL CAD-016 1 NC, NO CONNECT TO ANY.
- FID7 FIDUCIAL CAD-016 1 NC, NO CONNECT TO ANY.
- FID8 FIDUCIAL CAD-016 1 NC, NO CONNECT TO ANY.

**FLEXComputing**

|                                    |                   |                                 |  |
|------------------------------------|-------------------|---------------------------------|--|
| Project Name : H510UA1             |                   | Title : Screw Hole/ EMI/ Unused |  |
| Size :                             | Document Number : | HPMH-40GAB6300-D                |  |
| Date : Thursday, December 30, 2010 | Sheet : 48 of 51  | Rev : D                         |  |

## Version change list (P.I.R. List)

Page 1 of 3

| Item | Fixed Issue                                    | Reason for Change                              | Rev | PG#                | Modify List                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | B Ver# | Phase |
|------|------------------------------------------------|------------------------------------------------|-----|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-------|
| 1    | Rev. A Schematic released                      | Rev. A Schematic released                      | A   |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | A0     | DB    |
| 2    | Modify F1 to smaller package                   | Modify F1 to smaller package                   | B   | 26                 | Modify F1 package to "FUSE-3L4X1W8X1H".                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | B0     | SI    |
| 3    | Add resistor for CPU test point resistor.      | Add resistor for CPU test point resistor.      | B   | 2                  | Add R514 for 80.6 ohm.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | B0     | SI    |
| 4    | Add thermal sensor for NB thermal diode        | Prevent N/B thermal break down                 | B   | 8, 30              | Add RJ105, RJ106 and C772 to seperate DGPU& NB thermal signal.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | B0     | SI    |
| 5    | Add DGPU CRT DDC source                        | Add DGPU CRT DDC channel for DDC6              | B   | 16                 | Add U104 DDC channel test PAD (P27, P26) of pin AJ30, AJ31 (DDC6)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | B0     | SI    |
| 6    | Modify CRT damping components.                 | Improve re-work performance                    | B   | 26                 | Modify JS102, JS103, JS104, JS7, JS9, JS10, JS11 to R233, R234, R235, R236, R237, R238, R239                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | B0     | SI    |
| 7    | Shift LAN transformer pin signal               | Correct LAN transformer pin-out                | B   | 32                 | Shift U107 pin-out to meet transformer spec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | B0     | SI    |
| 8    | Update LAN 25M net-name                        | Correct LAN 25M for reserved signal.           | B   | 32                 | Modify LAN 25M clock from S/B and named "LAN_25M_IN_SB"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | B0     | SI    |
| 9    | Modify USB3.0 clock request signal             | Modify USB3.0 clock request signal             | B   | 33                 | Delete D7 for USB 3.0 clock request work properly                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | B0     | SI    |
| 10   | Reduce CPU/ DGPU screw hole size               | To meet BGA& Screw hole keeping 3mm.           | B   | 48                 | Reduce H5, H6, H12, H3 (CPU), H10, H11, H15, H16 (DGPU) to 7B4.8_3.8 mm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | B0     | SI    |
| 11   | Prevent leakage current& fine-tune PWR seq     | Prevent leakage current& fine-tune PWR seq     | B   | 34, 39, 44, 45, 46 | 1. Modify R423 pin 1 to 3.3VSTBY<br>2. Leave C25 as empty for 1.1V seq<br>3. Modify R44 to 200K ohm 1% for 3.3VSTBY_SB seq.<br>4. Add R240, R241 for waveform improve<br>5. Add R519, R520 to Audio SM bus reserved.<br>6. Modify PR118 to 240Kohm 1% for 1.05VS seq.<br>7. Modify PR126 to 10Kohm for 1.8VS seq.<br>8. Modify PR9 to 150Kohm 1% for VCORE seq.<br>9. Modify PR3 to 100Kohm 1% for 1.1VS seq.<br>10. Del R82                                                                                                                                                                                                                                                                                                  | B0     | SI    |
| 12   | Remove un-used circuit                         | Remove function by HP requirement              | B   |                    | Remove Blue tooth& Keyboard bakclight circuit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | B0     | SI    |
| 13   | Add KBC External Wake up event                 | Add KBC External Wake up event                 | B   | 13, 29             | Add D6 and make link "SIO_EXT_WAKE#" from U5 pin 117 to U111 pin H3.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | B0     | SI    |
| 14   | Modify components by ME/ height limitation     | Modify components by ME/ height limitation     | B   | 11, 28, 35, 37     | 1. Modify CN_RTC1 to ACES - "50273-0020N", CN2 to ACES - "50273-0020N", CN4 to ACES - "50281-00201", CN LVDS1 to ACES "50398-04001"<br>2. Add M119, M120 for TP EN LED& TP Sidelight LED sinker.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | B0     | SI    |
| 15   | Modify DGPU power sequence& BACO circuit       | To meet DGPU power sequence& BACO required.    | B   | 11, 21, 43         | 1. Modify U111 pin AH6 as "DGPU_PX_VGA_EN"<br>2. Modify PR238 to 620K ohm 1%.<br>3. Add R243, Q14, PQ121, PC246 for VGA 3.3VS gating circuit.<br>4. Modify VGA 1.5VS enable signal from DGPU PX EN to DGPU PX VGA_EN.<br>5. Delete D6 and connect DGPU PX MODE to BACO circuit as enable<br>6. Add D118, D119, D120, PR240, R249, R515, R516, C773, C774, PC130, PQ10, PQ11, PQ12, PQ13 for VGA PWR Seq.<br>7. Add JP3, JP4 for BACO mode reserved.<br>8. Add D121, R250, PQ9, PQ11, PQ12, R242 for DGPU BACO PWROK seq.<br>9. Modify DGPU PERST# from DGPU PX GPIO0 and PCIE_RST# combined.<br>Or shorted by RJ100B from DGPU_GPIO0.<br>10. Modify entire 3.3VS of DGPU to VGA 3.3VS.<br>11. Update PCIE_RST#0 reset source. | B0     | SI    |
| 16   | DFB update                                     | DFB update improvement (Factory)               | B   | 26                 | Modify D101 to 1N5819HW-7-F.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | B0     | SI    |
| 17   | X'tal accuracy modify                          | X'tal accuracy modify                          | B   | 11                 | 1. Modify C704, C719 to 27pF for 32.768M Hz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | B0     | SI    |
| 18   | Seperate PCI_WAKE# from different power source | Seperate PCI_WAKE# from different power source | B   | 11                 | Add D123, R200 and pull-high to 3.3V_LAN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | B0     | SI    |
| 19   | Add transistor for LED sinker                  | Add transistor for LED sinker                  | B   | 28                 | Add M119& M120 for LED power sinker.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | B0     | SI    |
| 20   | Update thermal circuit                         | Update thermal circuit                         | B   | 30                 | 1. Add RJ105, RJ106, R247 for DGPU& NB thermal diode switch circuit.<br>2. Delete R23, R25, R30, R37, R38, R42, R43, C94, D1, D2, M5, M6, Q9.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | B0     | SI    |
| 21   | Update USB3.0 solution to NEC                  | Update USB3.0 solution to NEC by HP required.  | B   | 33                 | Modify USB3.0 soultion to NEC uDP720200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | B0     | SI    |
| 22   | Audio circuit modify (Kevin.Yeh)               | Audio circuit modify                           | B   | 36, 37             | 1. Modify R484, R485, R487& R490 to 1.96K ohm 1%<br>2. Add R517 (10K ohm) and pull-high to "HP_AMP".<br>3. Add R244, R245, R246, R248, C727, C775 for B+ break down issue.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | B0     | SI    |
| 23   | Power circuit modify (Eva.Chao)                | Power circuit modify                           | B   | 40, 42, 44, 45     | 1. Modify PR50, PC67 from 1206 to 0805& 0603 package.<br>2. Modify PC45, PC207 to 220uF/ 6.3V.<br>3. Leave PC22, PC45& PC61 empty.<br>4. Add PQ608, PR239 for AC-off funtion.<br>5. Modify PL8 to PCMC063T-3R3MN<br>6. Leave PR64 empty and PR53 mouted for charge-pump states.<br>7. Modify PR102 to 30.1K ohm 1%.<br>8. Modify PR16 to 10K ohm and Add PC130 for 1.1VS PWRGD signal quality<br>9. Modify PC222 for double pulse issue.                                                                                                                                                                                                                                                                                      | B0     | SI    |

FLEX Computing

|                                   |                   |                     |          |
|-----------------------------------|-------------------|---------------------|----------|
| Project Name : H510UA1            |                   | Title : History - 1 |          |
| Size :                            | Document Number : | HPMH-40GAB6300-D    | Rev : D  |
| Date: Thursday, December 30, 2010 |                   | Sheet :             | 49 of 51 |

<http://hobi-elektronika.net>

## Version change list (P.I.R. List)

Page 2 of 3

| Item | Fixed Issue                              | Reason for Change                                  | Rev | PG#                                             | Modify List                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | B Ver# | Phase |
|------|------------------------------------------|----------------------------------------------------|-----|-------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-------|
| 24   | Prevent GPU ACAVIN leakage current       | Prevent GPU ACAVIN leakage current                 | C   | 16                                              | Add R352& D7 to prevent GPU ACAVIN leakage current.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | C0     | PV    |
| 25   | Update USB3.0 circuit                    | Update USB3.0 circuit                              | C   | 33, 34                                          | 1. Add R263, R264& M125 for USB3.0 Wake up event.<br>2. Add R262& D123 for USB3.0 reset timing issue.<br>3. Modify L26 to package 0603 for parts lead time issue.<br>4. Correct Analog& Digital power source<br>5. Add R261 for SMI BOM option<br>6. Delete M17 and update power switch circuit.<br>7. Update U16 footprint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | C0     | PV    |
| 26   | KBC SLP_S5# signal setting               | KBC SLP_S5# signal setting                         | C   | 29                                              | Add R165 to setting SLP_S5# GND level                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | C0     | PV    |
| 27   | Logo LED broken issue                    | Logo LED module didn't have current limit resistor | C   | 24                                              | Add R335 for Logo LED current limit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | C0     | PV    |
| 28   | Zero power ODD function removal          | Zero power ODD function removal                    | C   | 27                                              | Leave C652, M108, M109, Q105, Q106, R419, R424& R452 empty for Zero Power ODD function removal.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | C0     | PV    |
| 29   | EEPROM WP#                               | Add EEPROM WP# from EC                             | C   | 29                                              | Add EC pin 81 as EEPROM WP# signal for EEPROM Write Protection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | C0     | PV    |
| 30   | NEC USB3.0 device disappear issue        | Fine-tune NEC USB3.0 power up seq                  | C   | 33                                              | 1. Add C94 for NEC uPD700200A global reset timing fine-tune<br>2. Add R259 as empty for CLKREQ external pull-high                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | C0     | PV    |
| 31   | GPU thermal trip normal operation status | Set GPU thermal trip normal operation status       | C   | 2, 29                                           | 1. Add R423 for GPU thermal trip normal operation status<br>2. Add Q108 for CPU processor hot                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | C0     | PV    |
| 32   | Hall sensor sense issue                  | Hall sensor can't work fine                        | C   | 28, 38                                          | Modify SW100, C510 to D/B and modify CN_PBTN1 to 8 pin to meet M.E. modify                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | C0     | PV    |
| 33   | PX mode GPU thermal sensor fail          | EC can't check GPU thermal status                  | C   | 2, 21, 29<br>30                                 | 1. Remove Q101, R303 remove CPU thermal alert.<br>2. Add R268 pull-high at alert of thermal sensor.<br>3. Connect DGPU PX VGA_EN to EC for PX mode indicates.<br>4. Add Q109, R181 for thermal sensor leakage issue                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | C0     | PV    |
| 34   | Stage ID indicate                        | Indicate SI/ PV stage for SW                       | C   | 12                                              | Add R461 for Stage ID (Default internal PU: H-SI, L-PV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | C0     | PV    |
| 35   | Power seq fine-tune                      | Power seq fine-tune                                | C   | 33, 43                                          | 1. Modify PR801 to 100K_F for USB3.0 chip power seq<br>2. Modify R336, PR232 to 100K_F for VGA power seq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | C0     | PV    |
| 36   | Power circuit modify (Staley Chiu)       | Power circuit modify                               | C   | 41, 43, 44,<br>45, 46                           | 1. PL8 change to 4R7<br>2. Leave PR66 as empty<br>3. PR81/ PR81 change to 22K/ 34.8K for USB port load issue<br>4. PR79 change to 54.9k for VRAM load issue<br>5. PR104 change to 30K for AMD VID Updated<br>6. PR100 change to 44.2k for AMD VID Updated<br>7. Modify MAX/OCF current text<br>8. Update VID table<br>9. PC114 change to 10u/10v0805 for Phase/Gain<br>10. PC222 change to 330u/2v for double pulse<br>11. PC60 change to Panasonic source (use the same source with others)<br>12. Add PC247, PC248/ 68uF/25V for closing acoustic noise<br>13. PC115 change to 10u/10v0805 for Phase/Gain<br>14. PC121 change to 10u/10v0805 for Phase/Gain<br>15. Delete PJP114                                                                                                                                                                                                                                                   | C0     | PV    |
| 37   | RFI solution (Hank Tsai)                 | RFI solution                                       | C   | 11                                              | Modify C442, C448 to 10pF as mounted.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | C0     | PV    |
| 38   | EMI solution (PV - Benson Ni)            | Update EMI solution                                | C   | 30, 37, 38,<br>39, 40, 41,<br>42, 45, 46,<br>48 | 1. Modify CB15, CB16 as mounted.<br>2. Modify EC37, EC39, EC41, EC44 as mounted.<br>3. Modify EC102, EC104, EC105 as mounted.<br>4. Add EC110/ 0.1uF bypass caps. Between USB conn pin7 (USB5V_ON) and GND.<br>5. Add EC139/ 0.1uF bypass caps. Between CN_ADPI pin 5 and GND.<br>6. Modify C500 as mounted.<br>7. Add EC138/ 0.1uF bypass caps. between 5VSTBY_SRC and GND.<br>8. Add EC57/ 0.1uF bypass caps. between 1.5V_SRC and GND.<br>9. Add EC45/ 0.1uF bypass caps. between CPU_VDDNB and GND.<br>10. Add EC59/ 0.1uF bypass caps. between +CPU_PWR_SRC and GND.<br>11. Add EC60, EC61/ 0.1uF bypass caps. between 1.5VS and GND.<br>12. Modify EC5, EC6, EC7, EC10, EC11, EC12, EC108, EC122 as mounted.<br>13. Add EC62, EC63, EC64/ 0.1uF bypass caps. between B+ and GND.<br>14. Add EC65/ 0.1uF bypass caps. between 3.3VS and GND.<br>15. Delete EC111, EC25, EC23, EC24, EC26, EC33, EC35, EC109, EC110, EC45, EC38. | C0     | PV    |
| 39   | ESD solution (PV - Stone Wang)           | Update ESD solution                                | C   | 35, 36                                          | 1. EL1, EL2 from Bead 120ohm change to the Resistor 300ohm.<br>2. EC36, EC40 change to mounted.<br>3. Add a Varistor ED10 between CN_MIC1 pin5 and Net AGND.<br>4. ED3, ED4 change to 0603 Varistors.<br>5. Add a Varistor ED11 between CN_PHONE1 pin5 and Net AGND.<br>6. ED6, ED8, ED104, ED106 change to 0603 Varistors.<br>7. ED5, ED7, ED9, ED108 change to 0603 Varistors and keep them as empty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | C0     | PV    |

FLEX Computing

Project Name :  
H510UA1Title :  
History - 2

Size :

Document Number :  
HPMH-40GAB6300-DRev :  
D

Date: Thursday, December 30, 2010

Sheet: 50 of 51

<http://hobi-elektronika.net>

## Version change list (P.I.R. List)

Page 3 of 3

| Item | Fixed Issue                          | Reason for Change                               | Rev | PG# | Modify List                                                                                                                                                                                                                                   | B Ver# | Phase |
|------|--------------------------------------|-------------------------------------------------|-----|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-------|
| 40   | RTC accuracy update (BOM)            | RTC accuracy update                             | D   | 11  | Modify C704& C719 to 22pF and 18pF.                                                                                                                                                                                                           | D0     | MV    |
| 41   | Prevent adaptor level fail (Power)   | Prevent adaptor level fail                      | D   | 40  | Modify PR89 to 422Kohm 1%                                                                                                                                                                                                                     | D0     | MV    |
| 42   | Prevent leakage current from CRT     | Prevent leakage current from CRT                | D   | 26  | Add R23 as 10Kohm to prevent leakage cuurent from CRT                                                                                                                                                                                         | D0     | MV    |
| 43   | Fine-tune LED brightness (BOM)       | Fine-tune LED brightness by HP ID               | D   | 29  | 1. Modify R399 to 590ohm 1% for RF on LED<br>2. Modify R401 to 240ohm 1% for RF off LED<br>3. Modify R404 to 1.27Kohm 1% for CAP lock LED<br>4. Modify R405 to 240ohm 1% for MUTE LED<br>5. Modify PR209 to 715ohm 1% for Charger LED         | D0     | MV    |
| 44   | S5 wake-up event leakage issue (BOM) | Prevent leakage current from pull-high resistor | D   | 29  | Leave R356, R361 as empty to prevent it.                                                                                                                                                                                                      | D0     | MV    |
| 45   | DFX report improvement               | Meet Factory DFX checking                       | D   | 45  | Modify PJP100 to Normal close footprint                                                                                                                                                                                                       | D0     | MV    |
| 46   | EMI solution improvement             | EMI solution improvement                        | D   | 48  | 1. Modify EC15 from between 3.3VS& 5V to 3.3VS& GND<br>2. Modify EC18 from between 3.3VS& 5V to 5V& GND<br>3. Modify EC2 from between 3.3VS& B+ to B+& GND<br>4. Add EC35, EC38, EC66, EC140, EC141, EC142, EC143, EC144, EC146, EC147, EC148 | D0     | MV    |