

Wistron Confidential

PV


2009/10/19

REV : PV-01

<http://hobi-elektronika.net>

<Variant Name>	
 Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title	
S-Class Intel	
Size A3	Document Number
	S-Class Intel
Date: Wednesday, October 28, 2009	Sheet 1 of 62
	Rev SD

Intel Calpella Arrandale Block Diagram



<http://hobi-elektronika.net>

<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		Block Diagram		Rev	
Size	A3	Document Number	S-Class Intel	Rev	SD
Date:	Wednesday, October 28, 2009		Sheet	2	of 62

PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#/ GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing page 15

LANE2	EXP
LANE4	WLAN
LANE6	LAN

USB Table page 18

Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE

Processor Strapping

Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

090901-1

SMBUS Control Table

	SOURCE	BATT	THERMAL SENSOR	CLK GEN	SODIMM	G-SENSOR	SMSC1098	M93
AB1A_DATA AB1A_CLK	SMSC1098	V	X	X	X	X	X	X
SML1CLK SML1DATA	Calpella	X	X	X	X	X	V	V
PCH_SMB_DATA PCH_SMB_CLK	Calpella	X	V	V	V	V	X	X

<http://hobi-elektronika.net>

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Notes List			
Size A3	Document Number	S-Class Intel	
Date	Wednesday, October 28, 2009	Sheet	3 of 62

SD




— <<<	PEG_RXN[15..0]	24
— <<<	PEG_RXP[15..0]	24
— >>>	PEG_TXN[15..0]	24
— >>>	PEG_TXP[15..0]	24

<http://hobi-elektronika.net>





CPU(2/7)

5

Processor Compensation Signals



CLOCKS THERMAL MISC PMR MANAGEMENT



Wistron
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

CPU (2/7)-HOST
S-Class Intel


Rev SD

Date: Wednesday, October 28, 2009 Sheet 5 of 62


<http://hobi-elektronika.net>

CPU(3/7)

6


<http://hobi-elektronika.net>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
CPU (3/7)-MEM INTERFACE			
Size	Document Number	Rev	SD
A3			
Date:	Wednesday, October 28, 2009	Sheet	6 of 62



CPU(5/7)

8



<http://hobi-elektronika.net>

<Core Design>



wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		CPU (5/7)-Graphic POWER	
Size	A3	Document Number	S-Class Intel
Date	Wednesday, October 28, 2009	Sheet	8 of 62

Rev SD

CPU(6/7)



All NCTF pins should be Test Points and should be routed as trace.

VSS_NCTF#AR34
VSS_NCTF#B34
VSS_NCTF#B2

AR34 VSS_NCTF_1
B34 VSS_NCTF_2
B2 VSS_NCTF_3


TP8
TP14
TP12

TPAD14-GP
TPAD14-GP
TPAD14-GP

VSS_NCTF#B1
VSS_NCTF#A35
VSS_NCTF#AT1
VSS_NCTF#AT35
RSVD_NCTF#AT33
RSVD_NCTF#AT34
RSVD_NCTF#AP35
RSVD_NCTF#AR35
RSVD_NCTF#AT3
RSVD_NCTF#AR1
RSVD_NCTF#AP1
RSVD_NCTF#AT2
RSVD_NCTF#C1
RSVD_NCTF#A3
RSVD_NCTF#C35
RSVD_NCTF#B35
RSVD_NCTF#A34
RSVD_NCTF#A33

B1 TP MCP VSS_NCTF7
A35 TP MCP VSS_NCTF1
AT1 TP MCP VSS_NCTF2
AT35 TP MCP VSS_NCTF6

090901-1



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CPU (6/7)-VSS

Size

Document Number

S-Class Intel

Rev

Date

Wednesday, October 28, 2009

Sheet


9

of


62

SD


4 WIRE PWM Fan Control circuit



T8 H/W Shutdown Control circuit



Thermal IC Control circuit




<http://hobi-elektronika.net>

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
G787S11U-GP THERMAL			
Size A3	Document Number S-Class Intel		Rev SD

DIMM2



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title **DDR3 Socket DM1**
Size Custom Document Number **S-Class Intel** Rev
Date: Wednesday, October 28, 2009 Sheet 12 of 62


<http://nobi-elektronika.net>



PCH(1/9)

14

integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



<http://hobi-elektronika.net>

Wistron
Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **PCH (1/9)-SATA/SPI/LPC**


Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 14 of 62






PCH(4/9)



<http://hobi-elektronika.net>

<Core Design>




<http://hobi-elektronika.net>


<Core Design>

wistron

 Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title	PCH (6/9)-GPIO		
Size	Document Number	S-Class Intel	
A3			SD
Date:	Wednesday, October 28, 2009	Sheet	19 of 62




<http://hobi-elektronika.net>

<Core Design>



wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	PCH (8/9)-PWR 2		
Size	Document Number	S-Class Intel	
A3			Rev SD
Date:	Wednesday, October 28, 2009	Sheet 21 of 62	

PCH(9/9)

22



<http://hobi-elektronika.net>

<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei






Title: **PCH (9/9)-VSS**

Size: A3	Document Number	Rev
	S-Class Intel	SD


Date: Wednesday, October 28, 2009 Sheet 22 of 62

CLOCK GENERATOR


23




FSB Frequency Select



Clock Gen. Eable






Clock Gen. Crystal



<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title: Clock Generator ICS9LRS3197			
Size: A3	Document Number	S-Class Intel	Rev: SD
Date: Wednesday, October 28, 2009	Sheet: 23	of: 62	







<http://hobi-elektronika.net>



CONFIGURATION STRAPS				0 = DON'T INSTALL RES
ALLOW FOR PAL/SEC PAGES FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				1 = INSTALL 10K RES
				X = DESIGN DEPENDANT
				NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M93-S3	
TX_PWRS_ENB	GPIO0	POE FULL TX OUTPUT SWING	X	
TX_DEEMPH_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS ENABLED	X	
BIF_GEN2_EN_A	GPIO2	POE GEN2 ENABLED	X	
RSVD	GPIO8		0	
BIF_VGA_DIS	GPIO28	VGA ENABLED	0	
BIOS_ROM_EN	GPIO22, ROMCSB	ENABLE EXTERNAL BIOS ROM	X	
ROM ID CFG(2-0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX	
VIP_DEVICE_STRAP_ENA	V25VNC	IGNORE VIP DEVICE STRAPS	X	
RSVD	GENERICC		0	
AUD[1] AUD[0]	HSYNC	AUD[1] AUD[0]	0	
VSND	VSND	No audio function	XX	
AUD[0]		1.0 Audio for DisplayPort only		
		1.1 Audio for both DisplayPort and HDMI		


Aperture Config.	M93S3	Strapping	64MB	128MB	256MB
FIN	GPIO	Resistor	VRAM	VRAM	VRAM
CONFIG0	GPIO_11	R243	0	0	1
CONFIG1	GPIO_12	R246	1	0	0
CONFIG2	GPIO_13	R250	0	0	0

VRID	3210	Vendor	Type	Vendor PIN
0000	Hynix Orion-die	64*16-800MHZ	H5TQ1G63BFR-12C	
0001	Samsung E-die	64*16-800MHZ	K4W1G1646E-HC12	



<http://hobi-elektronika.net>



GPU(5/5)


<http://hobi-elektronika.net>

VRAM DDR3 (1/2)

256MB/512MB DDR3

29




<http://hobi-elektronika.net>

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		VGA-MEMORY/STRAPS(2/4)	
Size	A3	Document Number	S-Class Intel
Date:	Wednesday, October 28, 2009	Sheet	29 of 62
		Rev	SD



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title: **VGA-MEMORY/STRAPS(4/4)**

Size: A3 Document Number: **S-Class Intel** Rev: SD


Date: Wednesday, October 28, 2009 Sheet 30 of 62

CRT I/F & CONNECTOR


31



DDC&HSYNC&VSYNC



ESD




wistron			
Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei			
CRT Connector			
Title	Document Number	Rev	SD
Size A3	Date: Wednesday, October 28, 2009	Sheet 31 of 62	Rev


<http://hobi-elektronika.net>

LVDS CONNECTOR







LCD / INVERTER INTERFACE / CAMERA





SIZE_DET0 (Pin17)	
17.3"	0
15.6"	1



Camera Power&Interface





LCD Power&Discharge




PCH Level Shift


PC1	PC0	(dB)
0	0	8
0	1	4
1	0	12
1	1	0



DIS HPD




UMA HPD




<http://hobi-elektronika.net>

HDMI CONNECTOR

(33)



HDMI DDC



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

HDMI CONN.

Size

Document Number

S-Class Intel

Date:

Wednesday, Oct 1


September 28, 2009 Sheet

Rev


Rev

SATA LED FOR HDD

090630-1



Fingerprint


<http://hobi-elektronika.net>


<Core Design>

wistron


 Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title	SATA&CAP LED&GOLDEN FINGER		
Size	A3	Document Number	Rev
Date:	Wednesday, October 28, 2009	Sheet	34 of 62
			SD


SATA HD Connector



ODD Connector



EXPRESS CARD Connector



<http://hobi-elektronika.net>


<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		HDD / CDROM/ NEW CARD	
Size	A3	Document Number	S-Class Intel
Date	Wednesday, October 28, 2009	Sheet	35 of 62

Rev SD







<http://hobi-elektronika.net>

<Core Design>

wistron

 Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title		LAN REALTEK RTL8151DH	
Size	A3	Document Number	S-Class Intel
Date:	Wednesday, October 28, 2009	Sheet	36 of 62
		Rev	SD



IF NOT OVER CLOCKING, LED_ACT# WILL ACT HIGH Check LAN chip for LED_ACT# function on RJ45 connector pin define.

<http://hobi-elektronika.net>

<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title		Magnetic & RJ45	
Size	Document Number	S-Class Intel	
A3		Rev	SD
Date:	Wednesday, October 28, 2009	Sheet	37 of 62

Card Reader USB Interface RTS5138-GR-GP



38



EMI Reserve Cap



4 IN1 CARD-READER (SD/SD IO/MMC/MMC4.0/MS/MS PRO/XD)





<http://hobi-elektronika.net>

<Core Design>



wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title: CardReader RTS5138			
Size: A3	Document Number:	Rev: SD	
Date: Wednesday, October 28, 2009	Sheet: 38	of 62	

Mini-Card--WLAN

Half minicard



ACCELEROMETER



<http://hobi-elektronika.net>

<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
Mini-Card/Accelerometer			
Size	Document Number	Rev	
A3	S-Class Intel	S	
Date:	Wednesday, October 28, 2009	Sheet	39 of 62



Mini-Card--WWAN

Full minicard






091023-1
TP34
TP35
091023-5

+3VS_WWAN
TP39 WWAN_TP51






SIM Card Slot

40



WIRELESS LED Control




<http://hobi-elektronika.net>

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>Mini-Card/Accelerometer</i>			
Size	Document Number	Rev	
A3		S-Class Intel	SD

AUDIO CODEC(92HD80)


41



Port Arrangement


Port A---> Ext Mic
Port B---> HP
Port C---> Int Mic
Port D---> SPKR
Port E---> FREE
Port F---> FREE

SENSE Detect



Digital GND & AUD_AGND


Place close to Codec chip



audio ground must be connect to digital ground with an 80 mil copper bridge located directly under codec to prevent ESD latch up.

<http://hobi-elektronika.net>

PC BEEP





<Core Design>


		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
AUDIO 92HD80 / OP AMP			
Size	A3	Document Number	Rev
		S-Class Intel	
Date:	Wednesday, October 28, 2009	Sheet	41 of 62
		SD	

Internal Digital MIC

42



Ppre-AMP. for External MIC



<http://hobi-elektronika.net>


<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title	AUDIO Pre-AMP / CONN		
Size	Document Number	S-Class Intel	Rev
A3			SD
Date:	Wednesday, October 28, 2009	Sheet	42 of 62

Jack Detect




MIC IN


43)




RF Reserver Cap




HeadPhone OUT




Speaker Connector




Audio Board Connector



Left Side USB + ESATA Port




Right Side USB x 2




BT CONN.

BT Connector



<http://hobi-elektronika.net>




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title			Rev
USB / BT Connector			
Size	Document Number		
A3	S-Class Intel		
Date:	Wednesday, October 28, 2009	Sheet	44 of 62

POWER SW CONN.




EC Flash rom 4 M


45



Power SW Circuit



24 PIN LPC DEBUG CONN.



<Core Design>




Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title ***FWH / BTN / DEBUG CONN.***

Size A3	Document Number S-Class Intel
Date: <u>Wednesday, October 28, 2009</u>	Sheet <u>45</u> of <u>63</u>

Date: Wednesday, October 28, 2009 Sheet 45 of 62



ID	R510	R509	R506	R504
DB1	X			
DB2	X		X	
DB3	X			
ST1		X		
ST2		X	X	
ST3		X		X
ST4			X	
ST5				X
ST6				
ST7				
ST8				
ST9				
ST10				
ST11				
ST12				
ST13				
ST14				
ST15				
ST16				
ST17				
ST18				
ST19				
ST20				


Layout Notes:
Make sure that the stubs to the test points (KBC_PWR_ON, 1098_XTAL1) in the layout are as short as possible on the high speed signals.

<http://hobi-elektronika.net>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei




Title		KBC 1098	
Size	A3	Document Number	S-Class Intel
Date	Wednesday, October 28, 2009	Sheet	46 of 62
Rev		SD	







MDC 1.5 Conn.





Touch Pad CONN.





+3VALW to +3VS Transfer



+5VALW to +5VS Transfer



Discharge circuit-1




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
DC/DC Circuit			
Size	Document Number	Rev	
A3		SD	
Date:	Wednesday, October 28, 2009	Sheet	48 of 62

<http://hobi-elektronika.net>



<http://hobi-elektronika.net>

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

POK CKT

Size
A3

Document Number

S-Class Intel


Rev


SD

Date: Wednesday, October 28, 2009


Sheet 49 of 62

Power Block Diagram





<http://hobi-elektronika.net>




<http://hobi-elektronika.net>




<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsinchi, Taipei	
Title			
ADP3212MNR2G CPU CORE			
Size	Document Number	Rev	
A2		SD	
S-Class Intel			
Date:	Wednesday, October 28, 2009	Sheet	54 of 62

RT8207 for 1D5V and 0D75V

56





<http://hobi-elektronika.net>



<Core Design>

wistron











Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
APL5930 +1.8VS_VGA /+1.8VS_NB /+1D1V_REG			
Size	Document Number		Rev
A3	S-Class Intel		SD
Date:	Wednesday, October 28, 2009	Sheet	57 of 62

HOLE



090903-1



090903-1

090901-1

Note:

HOLE 1, 10, 13, 14 : ZZ.00PAD.N11

HOLE 6, 11, 12 : ZZ.00PAD.D01











HOLE 19, 20 : 34.4DP14.001

HOLE 17, 25 : ZZ.00PAD.D11

HOLE 2 : 34.4GK01.001

HOLE 3, 4, 5 : 34.4GK01.001

HOLE 21, 22 : 34.4GK02.001



<http://hoi-elektronika.net>

61

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **HOLE**

Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet: 61 of 62

<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Change Notes List

Size
A3

Document Number

Rev
SD

Date: Wednesday, October 28, 2009

Sheet 62 of 62