

KAI Block Diagram

Project code : 91.4F601.001
PCB P/N : 05233
Revision : 1

CLK GEN
ICS954305
3

Intel CPU
Yonah/Merom
4,5

Host BUS
533/667MHz

DDRII 533/667 Slot 0
11

DDRII 667 Channel A

DDRII 533/667 Slot 1
11

DDR II 667 Channel B

Calistoga
PM
6,7,8,9,10

PCIE x 16

nVIDIA
G72M-Z G3-64
38,39,40

RGB CRT

CRT 13

LVDS

LCD 14

SVIDEO

TVOUT 13

1394 23

SD/SDIO/MMC
MS/MS Pro/xD 23

Ricoh
R5C832
CardReader
22,23

PCI

ICH7-M
15,16,17,18

DMI I/F
100MHz

RJ45
CONN 26

10/100 NIC
Intel 82562
25

LCI

USB 2.0

SATA

PATA

LPC Bus

CAMERA 30

BLUE
TOOTH 30

USB x 3 21

HDD 20

ODD 20

RJ11
CONN

MODEM
AMOM
WAKIKI
AUDIO CODEC
27

HD Audio

INTERNAL
ARRAY MIC

MIC IN

LINE OUT

SPDIF

OP AMP
APA2031
28

Ricoh
R5538
26

New Card
26

Mini-Card
802.11a/b/g 24

Mini-Card
24

KBC
ENE KB3910SF
29

Capacity
Button

Touch
Pad 30

Int.
KB 30

CIR 30

Thermal
& Fan
G792 19

Flash ROM
1MB 31

2CH
SPEAKER

DOCK
CRT MIC IN LINE OUT S/PDIF TVOUT 10/100 Ethernet CIR 15

SYSTEM DC/DC
TPS51120

INPUTS OUTPUTS

DCBATOUT 5V_S5
3V_S5

SYSTEM DC/DC
MAX8743

INPUTS OUTPUTS

DCBATOUT 1D05V_S0
1D08V_S3

MAXIM CHARGER
MAX8725

INPUTS OUTPUTS

DCBATOUT BT+
18V 3.0A
5V 100mA

CPU DC/DC
MAX8736ETL

INPUTS OUTPUTS

DCBATOUT VCC_CORE
0.844~1.3V
44A

PCB LAYER

L1: Signal 1
L2: GND
L3: Signal 2
L4: Signal 3
L5: VCC
L6: Signal 4
L7: GND
L8: Signal 5

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size A3 Document Number
Date: Wednesday, April 19, 2006 Sheet 1 of 44

Calistoga Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6		0=Moby Dick 1=Calistoga
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	Reserved	
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK In signal.

History
11.18.2004: mini card not ready

ICS954305 Spread Spectrum Select

SS3	SS2	SS1	SS0	Spread Amount%
0	0	0	0	-0.5
0	0	0	1	-1.0
0	0	1	0	-1.5
0	0	1	1	-2.0
0	1	0	0	-0.75
0	1	0	1	-1.25
0	1	1	0	-1.75
0	1	1	1	-2.25
1	0	0	0	+/-0.25
1	0	0	1	+/-0.5
1	0	1	0	+/-0.75
1	0	1	1	+/-1.0
1	1	0	0	+/-0.25
1	1	0	1	+/-0.5
1	1	1	0	+/-0.75
1	1	1	1	+/-1.0

PCI Routing

	IDSEL	IRQ	REQ/GNT
R5C832	25		0


ICH7M Integrated Pull-up and Pull-down Resistors



ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]/GPO[17], GNT[6]/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH7M IDE Integrated Series Termination Resistors




DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ITP Debug Conn.








IN (3D3V_S0)	EN (6218_PG00D)	OUT (VTT_PWRGD#)
H	L	H
X	H	H1 - Z




FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	266M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved












Place them near to the chip







100mils or less
from GMCH pin

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GMCH (1 of 5)	
Size A3	Document Number KAI
Date: Thursday, April 13, 2006	Sheet 6 of 44
Rev -1	








POWER




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GMCH (4 of 5)	
Size	Document Number	KAI		Rev
A3				SE
Date:	Friday, March 24, 2006	Sheet	9	of 44





DDR_VREF_S0

Put decap near power(0.9V) and pull-up resistor

The diagram illustrates the PCB layout for the DDR_VREF_S0 signal. It shows a vertical bus on the left connected to a series of decoupling capacitors (SRN56J-3-GP) and pull-up resistors (RN13, RN12, RN15, RN11, RN17, RN16, RN14, RN18, RN44, RN42, RN9, RN10, RN43, RN8). Each component is connected to a specific memory bank (M_B or M_A) and its associated address (A) or data (D) lines. The layout is organized into groups, with each group having a common decoupling capacitor and pull-up resistor. The signal lines are color-coded: blue for M_A_A[13.0] 8,11 and red for M_B_A[13.0] 8,11. The diagram also shows the connection of the DDR_VREF_S0 signal to the memory banks.

8 7 6 5

RN13

1 M B A11
2 M B A6
3 M B A7
4

SRN56J-3-GP

8 7 6 5

RN12

1 M B A0
2 M B A2
3 M B A1
4 M B A4

SRN56J-3-GP

8 7 6 5

RN15

1 M B A5
2 M B A8
3 M B A3
4 M B A10

SRN56J-3-GP

1 2

RN11

4 M B A13

SRN56J-3-GP

1 2

RN17

4 M A A10

SRN56J-4-GP

8 7 6 5

RN16

1 M B_BS#0 8,11
2 M_B_WE# 8,11
3 M_B_RAS# 8,11
4 M_B_BS#1 8,11

SRN56J-3-GP

8 7 6 5

RN14

1 M_CKE2 7,11
2 M_B_BS#2 8,11
3 M B A12
4 M B A9

SRN56J-3-GP

8 7 6 5

RN18

1 M_CS3# 7,11
2 M_B_CAS# 8,11
3 M_ODT2 7,11
4 M_ODT3 7,11

SRN56J-3-GP

8 7 6 5

RN44

1 M_A_RAS# 8,11
2 M_CS0# 7,11
3 M_ODT0 7,11
4 M A A13

SRN56J-3-GP

8 7 6 5

RN42

1 M A A4
2 M A A2
3 M A A0
4

SRN56J-3-GP

8 7 6 5

RN9

1 M_A_WE# 8,11
2 M_A_BS#0 8,11
3 M_CS1# 7,11
4 M_A_CAS# 8,11

SRN56J-3-GP

8 7 6 5

RN10

1 M_CKE0 7,11
2 M_A_BS#2 8,11
3 M A A12
4 M A A9

SRN56J-3-GP

8 7 6 5

RN43

1 M_CKE1 7,11
2 M A A11
3 M A A7
4 M A A6

SRN56J-3-GP

8 7 6 5

RN8

1 M A A8
2 M A A5
3 M A A3
4 M A A1

SRN56J-3-GP

M_CKE3 7,11

M_CS2# 7,11

M_ODT1 7,11

M_B_BS#0 8,11
M_B_WE# 8,11
M_B_RAS# 8,11
M_B_BS#1 8,11

M_CKE2 7,11
M_B_BS#2 8,11

M_CS3# 7,11
M_B_CAS# 8,11
M_ODT2 7,11
M_ODT3 7,11

M_A_RAS# 8,11
M_CS0# 7,11
M_ODT0 7,11

M_A_BS#1 8,11

M_A_WE# 8,11
M_A_BS#0 8,11
M_CS1# 7,11
M_A_CAS# 8,11

M_CKE0 7,11
M_A_BS#2 8,11

M_CKE1 7,11

M_A_A[13.0] 8,11


M_B_A[13.0] 8,11

[illegible]

 緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR2 Termination Resistor			
Size A3	Document Number		Rev
	KAI		SE
Date:	Friday, March 24, 2006	Sheet 12 of	44

CRT I/F & CONNECTOR


Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift






TV OUT CONN

Layout Note:
Place this 2 resistors
close to the TV-out
connector



Place this 2 resistors
close to the TV-out
connector



5V @ ext. CRT side





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CRT/TV Connector			
Size A3	Document Number	KAI	
Date: Wednesday, March 29, 2006	Sheet 13	of 44	Rev SE

LED / INVERTER INTERFACE

LCD/INV CONN




<Core Design>




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD/Inverter Connector			
Size	Document Number	Rev	
Custom	KAI	SE	
Date:	Thursday, April 13, 2006	Sheet	14 of 44

Docking Connector






Hsync & Vsync level shift



Place near Dock connector

S0 = 4V
S3 = 2.5V
S5 = 0V









緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Board to board conn/ Docking


Size A3 Document Number KAI Rev SE

Date: Sunday, May 28, 2006 Sheet 15 of 44




Default:H




	GNT5#	GNT4#
LPC	H	H
PCI	H	L
SPI	L	H



SMBUS



Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance



A4	VSS[1]	VSS[98]	P28
A23	VSS[2]	VSS[99]	R1
B1	VSS[3]	VSS[100]	R11
B8	VSS[4]	VSS[101]	R12
B14	VSS[5]	VSS[102]	R13
B17	VSS[6]	VSS[103]	R14
B20	VSS[7]	VSS[104]	R15
B26	VSS[8]	VSS[105]	R16
B28	VSS[9]	VSS[106]	R17
C2	VSS[10]	VSS[107]	R18
C6	VSS[11]	VSS[108]	T2
C27	VSS[12]	VSS[109]	T12
D10	VSS[13]	VSS[110]	T13
D14	VSS[14]	VSS[111]	T14
D13	VSS[15]	VSS[112]	T15
D18	VSS[16]	VSS[113]	T16
D21	VSS[17]	VSS[114]	T17
E1	VSS[18]	VSS[115]	T18
E2	VSS[19]	VSS[116]	U1
F2	VSS[20]	VSS[117]	U12
F8	VSS[21]	VSS[118]	U13
F15	VSS[22]	VSS[119]	U14
F23	VSS[23]	VSS[120]	U15
F4	VSS[24]	VSS[121]	U16
F5	VSS[25]	VSS[122]	U17
F12	VSS[26]	VSS[123]	U2
F15	VSS[27]	VSS[124]	U25
F27	VSS[28]	VSS[125]	U26
F28	VSS[29]	VSS[126]	V2
G1	VSS[30]	VSS[127]	V15
G2	VSS[31]	VSS[128]	V18
G6	VSS[32]	VSS[129]	V24
G9	VSS[33]	VSS[130]	V28
G13	VSS[34]	VSS[131]	W6
G14	VSS[35]	VSS[132]	W24
G18	VSS[36]	VSS[133]	W25
G21	VSS[37]	VSS[134]	W26
G24	VSS[38]	VSS[135]	Y2
G26	VSS[39]	VSS[136]	Y24
G36	VSS[40]	VSS[137]	Y27
H1	VSS[41]	VSS[138]	Y28
H4	VSS[42]	VSS[139]	AA1
H5	VSS[43]	VSS[140]	AA24
H7	VSS[44]	VSS[141]	AA25
H28	VSS[45]	VSS[142]	AA26
J1	VSS[46]	VSS[143]	AB4
J2	VSS[47]	VSS[144]	AB6
J11	VSS[48]	VSS[145]	AB11
J5	VSS[49]	VSS[146]	AB14
J24	VSS[50]	VSS[147]	AB16
J26	VSS[51]	VSS[148]	AB18
K24	VSS[52]	VSS[149]	AB21
K27	VSS[53]	VSS[150]	AB24
K28	VSS[54]	VSS[151]	AB27
L13	VSS[55]	VSS[152]	AB28
L15	VSS[56]	VSS[153]	AC2
L24	VSS[57]	VSS[154]	AC25
L25	VSS[58]	VSS[155]	AC9
L26	VSS[59]	VSS[156]	AC11
M3	VSS[60]	VSS[157]	AD1
M4	VSS[61]	VSS[158]	AD3
M5	VSS[62]	VSS[159]	AD4
M12	VSS[63]	VSS[160]	AD7
M13	VSS[64]	VSS[161]	AD11
M14	VSS[65]	VSS[162]	AD16
M15	VSS[66]	VSS[163]	AD19
M16	VSS[67]	VSS[164]	AD15
M17	VSS[68]	VSS[165]	AD23
M24	VSS[69]	VSS[166]	AE2
M28	VSS[70]	VSS[167]	AE4
M27	VSS[71]	VSS[168]	AE8
N1	VSS[72]	VSS[169]	AE11
N2	VSS[73]	VSS[170]	AE13
N5	VSS[74]	VSS[171]	AE18
N6	VSS[75]	VSS[172]	AE21
N11	VSS[76]	VSS[173]	AE24
N12	VSS[77]	VSS[174]	AE25
N13	VSS[78]	VSS[175]	AE2
N14	VSS[79]	VSS[176]	AE7
N15	VSS[80]	VSS[177]	AE8
N16	VSS[81]	VSS[178]	AE11
N17	VSS[82]	VSS[179]	AE27
N18	VSS[83]	VSS[180]	AE28
N24	VSS[84]	VSS[181]	AG1
N25	VSS[85]	VSS[182]	AG3
N26	VSS[86]	VSS[183]	AG7
N26	VSS[87]	VSS[184]	AG11
P3	VSS[88]	VSS[185]	AG14
P4	VSS[89]	VSS[186]	AG17
P12	VSS[90]	VSS[187]	AG20
P13	VSS[91]	VSS[188]	AG25
P14	VSS[92]	VSS[189]	AH1
P15	VSS[93]	VSS[190]	AH3
P16	VSS[94]	VSS[191]	AH7
P17	VSS[95]	VSS[192]	AH12
P24	VSS[96]	VSS[193]	AH23
P27	VSS[97]	VSS[194]	AH27

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ICH7-M (4 of 4)


Size
A3

Document Number

KA

Sheet 19 of 44


Rev
SE




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Thermal/Fan Controller	
Size	Document Number
Custom	KAI
Date: Monday, March 27, 2006	Sheet 20 of 44
Rev	
SE	



SATA HD Connector
















CD-ROM CONNECTOR



USB PORT



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **R5C832/IEEE1394/SD**

Size A3 Document Number **KAI** Rev **SE**


Date: Friday, April 14, 2006 Sheet 23 of 44

Mini Card Connector

Mini Card Connector 2




Mini Card Connector 1



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title MINI CARD CONN.		
Size A3	Document Number KAI	Rev SE
Date: Wednesday, May 24, 2006 Sheet 24 of 44		




<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		LAN TEKOA	
Size	Document Number	Rev	
A3	KAI	SE	
Date:	Monday, March 27, 2006	Sheet	25 of 44

10/100M Lan Transformer




1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.




NEWCARD Connector



Place them Near to Chip



Place them Near to Connector







For Newcard socket




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title	New Card		
Size	Document Number	Rev	
A3	KAI	SE	
Date: Thursday, April 13, 2006	Sheet	26	of 44




GAIN0	GAIN1	Av
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



Speaker







Internal KeyBoard Connector

29 KROW[1..8] <<< 
29 KCOL[1..16] <<< 



Keyboard matrix (from vendor)

	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1


TouchPad Connector




CAMERA




TOUCH-PAD SWITCH





Blue thumb




Close to BT1





CAPACITY BUTTON





Run Power




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PWRPLANE&RESETLOGIC			
Size	Document Number	Rev	
A3		KAI	
Date: Wednesday, May 17, 2006		Sheet 32	of 44
		SE	

FAN5234 FOR VGA_Core





$$R_{ilim} = (11.2 / I_{ilim}) * ((100 + R_{sense}) / R_{dson})$$

Low (0V) $\Rightarrow V_o = 1.01V$
High (3.3V) $\Rightarrow V_o = 1.11V$

Iomax=8A
OCP>16A

Vout Setting:
 $0.9V/R_{low} = (V_{out} - 0.9V)/R_{high}$
 Vosetting=0.999





Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm


Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm

$$V_{out}=1V \cdot (R1+R2) / R2$$

For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
 2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
 3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.
- Vout=3.3V
1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
 2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
 3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.



$$V_{out}=1V \cdot (R1+R2) / R2$$

For TPS51120,
Vout=5V


1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
 2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
 3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.
- Vout=3.3V
1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
 2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
 3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

<Core Design>

$I_{ocp}=7.0*2=14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs1}=I_{ocp}*R_{ds,on}=238mV$
 $V_{ILIM}=V_{cs1}/0.1=2.38V$

$I_{ocp}=7.0*2=14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs2}=I_{ocp}*R_{ds,on}=28mV$
 $V_{ILIM2}=V_{cs2}/0.1=2.38V$



<Core Design>


緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
1D8V_S3/1D5V_S0		
Size	Document Number	Rev
A3	KAI	SE
Date:	Monday, March 27, 2006	Sheet 36 of 44

2D5V_S0
Iomax=300mA




0D9V
Iomax=1A



$$Vo = 0.8 * (1 + (R1/R2))$$


1D2V_S0
Iomax=3A



KEMET NTD:5.615
100uF, 4V, B2 Size
Iripple=1.1A, ESR=70mohm

Trace Length=1cm (500mils)
Trace Width=8mils
Trace Resistance>25mohm

1D5V_S0
Iomax= 3 A
OCP=6A



KEMET NTD:5.615
100uF, 4V, B2 Size
Iripple=1.1A, ESR=70mohm


Trace Length=3cm
Trace Width=5mils
Trace Resistance>80mohm







<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title 0D9V_LDO/1D2V_LDO/1D5V_LDO/2D5V_LDO		
Size A3	Document Number KAI	Rev SE
Date: Monday, March 27, 2006	Sheet 37	of 44







<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		G72M (2 of 3)	
Size	Document Number	Rev	
A3	KAI	SE	
Date:	Wednesday, April 19, 2006	Sheet	39 of 44




Bit Signal	Values
MI0B_D0: RAM_CFG_0	GDDR3 8Mx32 64bit
MI0B_D1: RAM_CFG_1	1101 Infineon
MI0B_D8: RAM_CFG_2	1110 Hynix
MI0B_D9: RAM_CFG_3	1111 Samsung
MI0B_D4: PCI_DEVID_0	G72M 1000
MI0B_D5: PCI_DEVID_1	G72M - V 0111
MI0B_D3: PCI_DEVID_2	G72M - Z 0110
MI0B_D11: PCI_DEVID_3	
MI0A_D1: SUB_VENDOR	0 SYSTEM BIOS 1 ADAPTER BIOS (DEFAULT)
MI0A_D0: PEX_PLL_EN_TERM100	0 ENABLED (DEFAULT) 1 DISABLED
MI0A_D6: 3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP (DEFAULT)
MI0A_D8: 3GIO_PADCFG_LUT_ADDR[1]	1 MOBILE
MI0A_D9: 3GIO_PADCFG_LUT_ADDR[2]	


<Variant Name>



Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN




Size
A3

Document Number

Rev
SE

Date: Monday, March 27, 2006

Sheet 43 of 44



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		MISC	
Size	Document Number	Rev	
A3		SE	
Date: Thursday, April 13, 2006		Sheet 44	of 44