

8S651MP-RZ Schematics

Revision 1.0
Dte:93/07/21

SHEET	TITLE
1	COVER SHEET
2	BOM & PCB MODIFY HISTORY
3	BLOCK DIAGRAM
4,5,6	INTEL CPU_WMT_478
7-10	SIS651/645DX (NORTH BRIDGE) HOST; DDR; AGP,HYPER ZIP
11-14	962 (SOUTH BIRDGE)
15	CKG(ICS952004) + CKBF (ICS93722)
16,17	DDR SDRAM DIMMS 1,2 & DDR TERMINATION
18	AGP SLOT
19	VGA Connector
20	PCI SLOT 1-3
21	IDE,USB
22	Winbond W83697HF
23	BIOS
24	COM,PRT,FDD,KB/MS, IR
25	CNR SLOT
26	AUDIO AC 97 CODEC
27	AUDIO JACK,GAME PORT
28	RTL8100B & USB CONNECTOR
29	PANEL,STR LED,FANS ,CPU GN
30	VCORE PHASE PWM HIP 6301 + 6601
31	ALL POWER CIRCUIT
32	ATX & ATX12V CONN
33	GPIO Connecttion
34	TEST POINT

COMPONENT SIDE
(1 oz. Copper)
GND SIDE
(1 oz. Copper)
VCC SIDE
(1 oz. Copper)
SOLDER SIDE
(1 oz. Copper)

GIGABYTE

TitleCOVER SHEET

SizeCustom

Document Number8S651MP-RZ

Rev1.0

Date:星期一, 八月 16, 2004


Sheet1 of 32

Version: 1.0









AUTOBOM
2003/09/08





















[illegible][illegible]

BLOCK DIAGRAM



(X5R) X11 1206(10U) NOTE:GIGA







BSEL0 ---->100/133

PRESCOTT RATIO

SIS REQUEST



PROCESSOR HOT



asserted at 100 degree
deasserted at 95
degree

GIGABYTE

WILLIAMATE 478B

Size	Document Number	Rev
Custom	8S651MP-RZ	1.0
Date:	星期一, 八月 16, 2004	Sheet 5 of 32



MDD[0..63] ↔ MDD[0..63] (16,17)
DQM[0..7] → DQM[0..7] (16,17)
MAA[0..14] → MAA[0..14] (16,17)
-CS[0..3] → -CS[0..3] (16,17)
CKE[0..5] → CKE[0..5] (16)
-DQSD[0..7] → -DQSD[0..7] (16,17)

11/19
short pad


DDR MD DAMPING

Near DIMM 1

11/19
short pad

DQM0 R642 0/SHT/X DQMD0
DQM1 R643 0/SHT/X DQMD1
DQM2 R644 0/SHT/X DQMD2
DQM3 R645 0/SHT/X DQMD3
DQM4 R646 0/SHT/X DQMD4
DQM5 R647 0/SHT/X DQMD5
DQM6 R648 0/SHT/X DQMD6
DQM7 R649 0/SHT/X DQMD7






DQS0 R40 0/SHT/X -DQSD0
DQS1 R41 0/SHT/X -DQSD1
DQS2 R42 0/SHT/X -DQSD2
DQS3 R43 0/SHT/X -DQSD3
DQS4 R44 0/SHT/X -DQSD4
DQS5 R45 0/SHT/X -DQSD5
DQS6 R46 0/SHT/X -DQSD6
DQS7 R47 0/SHT/X -DQSD7



651 645DX-2

11/19
short pad

REV 0.2




VREF C-CAP PULL-UP MEASURE NOISE WORST.

GIGABYTE			
Title			
SIS651/645DX(DDR)			
Size	Document Number	Rev	
Custom	8S651MP-RZ	1.0	
Date:	星期一, 八月 16, 2004	Sheet	8 of 32



NOTE: This page is for universal PCB design(suitable for both 645 or 650)

NB Hardware Trap Table


	0	1	Default	embedded pull-low (30-50k 0hm) yes yes yes
DLLEN#	enable PLL	disable PLL	0	
DRAM_SEL	SDR	DDR	1(DDR)	
TRAP0	normal	NB debug mode	0	
TRAP1	TV selection, NTSC/PAL(0/1)			0
CSYNC	enable VB		0	
RSYNC	enable VGA interrupt		1	
LSYNC	enable panel link		0	



SIS 645DX NO POP



DACAVDD1(VSS) ----> DACAVDD2(VSS)
(SIS AP-02)






GIGABYTE


Title			
SIS651/645DX(HYPER ZIP)			
Size	Document Number	Rev	
Custom	8S651MP-RZ	1.0	
Date:	星期一, 八月 16, 2004	Sheet	9 of 32

651 645DX - 4

Power



GIGABYTE			
Title			
SIS651/645DX(PWR)			
Size	Document Number	Rev	
Custom	8S651MP-RZ	1.0	
Date:	星期一, 八月 16, 2004	Sheet	10 of 32



CPU_S

APIC

LPC

RTC

GPIO

AC97







ACPI/others

KBC
/geyserville

MII


GPIO

962/961B-2



INPUT	REV:2.0/2.1	REV:3.0	
GPI01	HI	HI	
GPI04	LOW	LOW	
GPI013	LOW	HI	



GIGABYTE			
Title			
SIS962/961B(CPU,LPC,RTC,AC97,GPIO,ACPI,KBC)			
Size	Document Number	Rev	
Custom	8S651MP-RZ	1.0	
Date:	星期一, 八月 16, 2004	Sheet	12 of 32




USB

IEEE
1394


962
961B-3



SUPPORT SIS962 ONLY POP 0/8P4R(USB2.0)



SUPPORT SIS962 ONLY POP 0/8P4R(USB2.0)







SUPPORT SIS962 ONLY POP 0/8P4R(USB2.0)




AGPUSB,CNRUSB DEFAULT NO POP
NOTE: POP CN3 15K/8P4R---->USB PULL DOWN
USB CONTROLLER MUST NOT BEEN FLOATING.

GIGABYTE

Title			
SIS962/961B(USB20,1394)			
Size	Document Number		Rev
Custom	8S651MP-RZ		1.0
Date:	星期一, 八月 16, 2004	Sheet	13 of 32




GIGABYTE			
Title			
SIS962/961B(PWR)			
Size	Document Number	Rev	
Custom	8S651MP-RZ	1.0	
Date:	星期一, 八月 16, 2004	Sheet	14 of 32



DCLK +/----->0 ohm ADD CAP 10PF (clear glitch)








ICS952001/2004						
CPU	DDR	FS0	FS1	FS2	FS3	FS4
100	133	1	1	0	0	0
133	133	0	1	1	0	1

DEFAULT SETUP AUTO(100/133)



DDR SDRAM 1,2

SIS ONLY MAA



DDR MD GROUP SWAP

MD 0 --- 7

MD 8 --- 15

MD 16 --- 23

MD 24 --- 31







MD 32 --- 39

MD 40 --- 47

MD 48 --- 55

MD 56 --- 63

SIS ONLY MAA



DDR MD GROUP SWAP

MD 0 --- 7

MD 8 --- 15

MD 16 --- 23

MD 24 --- 31

MD 32 --- 39

MD 40 --- 47

MD 48 --- 55

MD 56 --- 63

GIGABYTE

DDR UNBUFFERED 1,2


Size Custom Document Number 8S651MP-RZ Rev 1.0

Date: 2004年8月16日 Sheet 16 of 32

For Register DDR Support




DDRVTT Decouple



R&D NOTE 109 (0.1U/8P4C X9PCS)

NOTE: Place these decoupling capacitors close to VTT_MEM termination resistors. (one decoupling capacitor for each two R-packs)


DDR25V Decouple




NOTE: Place Distribute 4 pcs per DDR module.

DDR TERMINATION

REV 0.2 DDR DIMM ISSUE 33-->47 OHM




IMPEDANCE TESTING COUPON




GIGABYTE

DDR UNBUFFERED 3

Size	Document Number	Rev
Custom	8S651MP-RZ	1.0
Date:	星期二, 八月 16, 2004	Sheet 17 of 32




AGP SLOT(AGP-N)




Place 1 at each pair of 3.3V pins

Decoupling capacitors
(Place near AGP slot)




Place 1 at each pair of VDDQ pins


Place an additional for spread from A14 - A33



SWITCH CIRCUIT FOR VDDQ



SIS DESIGN




GIGABYTE			
AGP SLOT			
Title	AGP SLOT		
Size	Document Number	Rev	
Custom	8S651MP-RZ	1.0	
Date:	星期一, 八月 16, 2004	Sheet	18 of 32

SIS 645DX NO POP



22P/4/N/50V 22P/4/N/50V 22P/4/N/50V 10P/4/N/50V/X 10P/4/N/50V/X 10P/4/N/50V/X




DUAL LAYOUT (VGA/COM)

GIGABYTE			
Title			
VGA CONNECTOR			
Size B	Document Number		Rev 1.0
8S651MP-RZ			
Date:	星期一, 八月 16, 2004	Sheet 19	of 32

PCI SLOT 1,2,3

PCI SLOT1
(-REQ0, -GNT0)



SIS--IDSEL(A20)
(B)


-PPCIRST

Close PCI Slot1

C39

22P/6/N/50V/X


PCI SLOT2
(-REQ1, -GNT1)






SIS--IDSEL(A22)
(c)

SIS--IDSEL(A22)
(c)

PCI SLOT3
(-REQ2, -GNT2)



SIS--IDSEL(A24)
(D)



PRIMARY IDE

10/29



SECONDARY IDE

10/29




FRONT SIDE USB1


EGND FOR EMI

USB2.0

INTEL CONN F_USB



FUSEVCC, GAMEVCC




FRONT SIDE USB2


EGND FOR EMI

USB2.0

```
INTEL  CONN  F_USB
```




PCI+IDE RESET




11/17 MEM0131




Dual Layout with
Q12, Q13, ...





SIRQ



WINBOND LPC I/O




Thermal Monitoring




Voltage Monitoring



GIGABYTE				
LPC W83697				
Size	Document Number			Rev
Custom		8S651MP-RZ		1.0
Date:	星期一 八月 16, 2004	Sheet	22	of 32




COM A, B




WAKE UP




LPT




FDD






IR CONNECTOR



KBC/PS2



GIGABYTE		
Title	COM,PRT,FDD,KB,IR	
Size	Document Number	Rev
Custom	8S651MP-RZ	1.0
Date:	星期一, 八月 16, 2004	Sheet 24 of 32




NF	SIGMATEL9756
Disti	ALC201A


GIGABYTE		
Title		
AUDIO (AC97 CODEC)		
Size	Document Number	Rev
Custom	8S651MP-RZ	1.0
Date:	星期一, 八月 16, 2004	Sheet 25 of 32

SPDIF

SPDIF_IO




INTEL FRONT AUDIO




AUX IN


DISTI DEFAULT NO POP




CD IN




GAME PORT




LINE OUT



LINE-IN
















MIC



GIGABYTE			
Title			
AUDIO OUTPUT, GAME PORT			
Size	Document Number	Rev	
Custom	8S651MP-RZ	1.0	
Date:	星期二, 八月 16, 2004	Sheet	26 of 32



Connect to MII interface



GIGABYTE			
LAN RTL8101L			
Size Custom	Document Number	8S651MP-RZ	Rev 1.0
Date: 星期一, 八月 16, 2004	Sheet 27	of 32	

FRONT PANEL


PWR_LED FOR DISTI PIN 1X3 LED USED




LED States	ACPI States	MPD+	MPD-
OFF	S1, S3, S5	HI	HI
Steady Green	S0	HI	LO
Blinking Green	S0(message waiting)	HI	BLINKING

States for a dual-color power LED


LED States	ACPI States	MPD+	MPD-
OFF	S5	HI	HI
Steady Green	S0	HI	LO
Blinking Green	S0(message waiting)	HI	BLINKING
Steady Yellow	S1, S3	LO	HI
Blinking Yellow	S1, S3(message waiting)	LO	BLINKING



DELAY 4 SECOND





CPU_FAN W=0.167W




States for green LED



LED States	ACPI States	GLED-
ON	S1, S3	1
OFF	S0, S5	0



SYSTEM FAN W=0.167W




POWER FAN W=0.167W



NOTE: ALLEGRO use NET connect.


GIGABYTE

Title		
PANEL, STR LED & FANS		
Size	Document Number	Rev
Custom	8S651MP-RZ	1.0
Date:	星期一, 八月 16, 2004	Sheet 28 of 32




5VDUAL TRANS TO 3VDUAL(3.3V)

5VDUAL 80 mils ABOVE




SB18 FOR SB


20mil




VDDQ 3.3V/1.5V FOR AGP 2X/4X




VCC18 FOR NB,SB



VCCVID FOR NORTHWOOD CPU





0817 MODIFY CLOSE U23



GIGABYTE			
DC POWER			
Title	Document Number	Rev	1.0
Size	8S651MP-RZ		
Custom			
Date:	日期: 八月 16, 2004	Sheet	30 of 32

ATX CON, DDR POWER



-SUSB: S3=Low
-SUSB: S0,S1,S5=Hi



ATX POWER CONNECTOR

OVDDR267, OVDDR27V RESUME WELL
DEFAULT HIGH

	GPI013 OVDDR27V	GPI01 OVDDR26V
2.5V	HIGH	HIGH
2.6V	LOW	HIGH
2.7V	LOW	LOW




DDR25V with
over-current
protect.

PB REQUEST V12

+12V TRACE
250MIL

GIGABYTE		
ATX, DDR POWER		
Size Custom	Document Number	Rev
	8S651MP-RZ	1.0
Date:	星期一, 八月 16, 2004	Sheet 31 of 32

RTL8100L ON-BOARD		
-REQ0	PCI1	IDSEL (A20) -- B
-REQ1	PCI2	IDSEL (A22) -- C
-REQ2	PCI3	IDSEL (A24) -- D
-REQ3	RTL8100L	IDSEL (A27) -- B



8SRXL South Bridge GPIO LIST				
ITEM	DESCRIPTION	I/O	STATUS	Default
GPIO0	Bios Write Protect	0	Hi:Write Enable, Lo:Write Protect	Hi
GPIO1	N/A		PULL-UP	Hi
GPIO2	THERM#			Hi
GPIO3	Green Button	0	Hi:Normal, Lo:Into Green mode	Hi
GPIO4	CLKRUN#		PULL-DOWN	Lo
GPIO5	N/A		PULL-UP	Hi
GPIO6	DDR OVER VOLTAGE	0		Hi
GPIO7	SUSLED	0	AS LIKE DEFINED...	Lo
GPIO8	Wake On Ring	I	Hi:Normal, Lo:Ring Power On	Hi
GPIO9	GLED	I	AS LIKE DEFINED...	Lo
GPIO10	Mother Board ID	I	SIS DEMO B/D PULL-DOWN	Lo
GPIO11	N/A		PULL-UP	Hi
GPIO12	N/A		PULL-UP	Hi
GPIO13	Mother Board ID	I	SIS DEMO B/D PULL-DOWN	Lo
GPIO14	DDR OVER VOLTAGE	I		Lo
GPIO15	KB Data	I/OD		
GPIO16	KB Clk	I/OD		
GPIO17	MS Data	I/OD		
GPIO18	MS Clk	I/OD		

States for a single-color power LED

				BIOS	
LED States	ACPI States	MPD+	MPD-	GPIO7	ACPILED
OFF	S5	HI	HI	LO	HI/NC
Steady Green	S0	HI	LO	LO	LO
Blinking Green	S0(message waiting)	HI	BLINKING	LO	BLINKING

States for a dual-color power LED

				BIOS	
LED States	ACPI States	MPD+	MPD-	GPIO7	ACPILED
OFF	S5	HI	HI	LO	HI/NC
Steady Green	S0	HI	LO	LO	LO
Blinking Green	S0(message waiting)	HI	BLINKING	LO	BLINKING
Steady Yellow	S1,S3	LO	HI	HI	HI
Blinking Yellow	S1,S3(message waiting)	LO	BLINKING	HI	BLINKING

States for green LED

		BIOS	
LED States	ACPI States	GLED-	GPIO9
ON	S1,S3	HI	HI
OFF	S0,S5	LO	LO

BIOS REQUEST

		INTEL LED DEFINED				GIGABYTE LED DEFINED					
SINGLE	DUAL		GPIO7	ACPILED	GPIO9		GPIO7	ACPILED	GPIO9	SINGLE	DUAL
GREEN	GREEN	S0	LO	LO	LO	S0	LO	LO	LO	GREEN	GREEN
OFF	YELLOW	S1	HI	HI	HI	S1	LO	BLINKING	HI	G(BLINK)	G(BLINK)
OFF	YELLOW	S3	HI	HI	HI	S3	HI	HI	HI	OFF	YELLOW
OFF	OFF	S4/S5	LO	HI/NC	LO	S4/S5	LO	HI/NC	LO	OFF	OFF

GIGABYTE

Title			GPIO, REQ/GNT Table	
Size	Document Number	8S651MP-RZ		Rev
Custom				1.0
Date:	星期二, 八月 16, 2004	Sheet	32	of 32