

GA-M61PM-S2

SHEET	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	PROCESSOR HT INTERFACE
05	PROCESSOR DDR2 INTERFACE
06	PROCESSOR CONTROL & DEBUG
07	PROCESSOR Power & Gnd
08	DIMM 1,2
09	DIMM 3,4
10	DIMM TERMINATION
11	MCP61-CPU
12	MCP61-PCIE
13	MCP61-DAC, RGMII
14	MCP61-PCI
15	MCP61-SATA, IDE
16	MCP61-USB, HD-Audio, GPIO
17	MCP61-Power, Gnd
18	PCI EXPRESS x16, x1 SLOT
19	PCI 1,2,SLOT
20	ITE 8716GB/CX
21	Realtek 8211BL GIGA LAN
22	H/W MONITOR & FAN CONTROL
23	IDE/FDD/COM/LPT
24	F_USB/ R_USB
25	ALC883 HD-AUDIO

[illegible]

GIGABYTE			
Title			
BLOCK DIAGRAM			
Size	Document Number		Rev
Custom	GA-M61PM-S2		1.0
Date:	Tuesday, August 15, 2006	Sheet	1 of 32

Component value change history


P-Code: A95096-0

[illegible]

Circuit or PCB layout change for next version

[illegible]


BLOCK DIAGRAM




L0_CADIN_L[0..15] <L0_CADIN_L[0..15] <11>
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] <11>
L0_CLKIN_L[0..1] <L0_CLKIN_L[0..1] <11>
L0_CLKIN_H[0..1] <L0_CLKIN_H[0..1] <11>
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] <11>
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] <11>
L0_CLKOUT_L[0..1] <L0_CLKOUT_L[0..1] <11>
L0_CLKOUT_H[0..1] <L0_CLKOUT_H[0..1] <11>

CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B







SOCKET_M2











GIGABYTE


CPU HYPER TRANSPORT			Rev
Size	Document Number		1.0
Custom	GA-M61PM-S2		
Date:	Tuesday, August 15, 2006	Sheet 4 of 32	







VLDI_RUN_B is connected to the VLDI_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.










L0 CADIN_H[0..15] → L0_CADIN_H[0..15] <4>
L0 CADIN_L[0..15] → L0_CADIN_L[0..15] <4>
<4> L0_CADOUT_H[0..15] ← L0_CADOUT_H[0..15]
<4> L0_CADOUT_L[0..15] ← L0_CADOUT_L[0..15]



N.B HEATSINK




GIGABYTE			
Title			
C51-HOST			
Size	Document Number	GA-M61PM-S2	
Custom			Rev 1.0
Date:	Tuesday, August 15, 2006	Sheet 11 of 32	



GIGABYTE

Title			
C51-PCI EXPRESS			
Size	Document Number	Rev	
Custom	GA-M61PM-S2	1.0	
Date:	Tuesday, August 15, 2006	Sheet	12 of 32



<19,32> AD[0..31] <-->

U1D

MCP61 4 of 8

AD0 D14
AD1 E14
AD2 A13
AD3 C14
AD4 A14
AD5 B14
AD6 C15
AD7 J16
AD8 G16
AD9 F16
AD10 E16
AD11 B15
AD12 D16
AD13 C16
AD14 D17
AD15 C17
AD16 J19
AD17 J20
AD18 H20
AD19 G20
AD20 F20
AD21 E20
AD22 B18
AD23 C19
AD24 D20
AD25 C20
AD26 D21
AD27 C21
AD28 B21
AD29 H22
AD30 G22
AD31 F22

PCI_AD0
PCI_AD1
PCI_AD2
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
PCI_AD7
PCI_AD8
PCI_AD9
PCI_AD10
PCI_AD11
PCI_AD12
PCI_AD13
PCI_AD14
PCI_AD15
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27
PCI_AD28
PCI_AD29
PCI_AD30
PCI_AD31

PCI_REQ0*
PCI_REQ1*
PCI_REQ2/GPIO40/RS232_DSR*
PCI_REQ3/GPIO38/RS232_CTS*
PCI_REQ4/GPIO52/RS232_SIN*

G12 -REQ0 <--> REQ0 <19>
A10 -REQ1 <--> REQ1 <19>
C11 -REQ2 <--> REQ2 <19,32>
H14 -REQ3 <--> REQ3 <19>
D13 -REQ4 <--> REQ4 <19>

PCI_GNT0*
PCI_GNT1*
PCI_GNT2/GPIO41/RS232_DTR*
PCI_GNT3/GPIO39/RS232_RTS*
PCI_GNT4/GPIO53/RS232_SOUT*

A8 -GNT0 <--> GNT0 <19>
C10 -GNT1 <--> GNT1 <19>
B10 -GNT2 <--> GNT2 <19,32>
J14 -GNT3 <--> GNT3 <19>
C12 -GNT4 <--> GNT4 <19>

PCI_INTW*
PCI_INTX*
PCI_INTY*
PCI_INTZ*

C22 -INTA <--> INTA <19>
D22 -INTB <--> INTB <19>
A22 -INTC <--> INTC <19,32>
A21 -INTD <--> INTD <19>

PCI_CLK0
PCI_CLK1
PCI_CLK2
PCI_CLK3
PCI_CLK4
PCI_CLKIN

B13 PCLK0 R67 22/4 PCICLK1 <19>
F14 PCLK1 R69 22/4 PCICLK2 <19>
D12 PCLK2 R266 22/4 1394CLK <32>
E12 PCLK4 R227 22/4
H12 PCICLK FB
J12 PCICLK FB

LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3

G10 LAD0 <--> LAD[0..3] <20,28>
F10 LAD1
D10 LAD2
E10 LAD3

LPC_PWRDNW#/GPIO54/EXT_NMI*
LPC_FRAME*
LPC_DRQ0/GPIO50*
LPC_DRQ1/GPIO15/FANRPM1*
LPC_SERIRQ

C8 -TP LPC_PWRDNW 1 TP15
H10 -LFRAME <--> LFRAME <20,28>
C9 -LDRQ0 <--> LDRQ0 <20>
B9 -LDRQ1 <--> LDRQ1 <20>
J10 SERIRQ <--> SERIRQ <20>
nVidia comment

<19,32> -C_BE0 <--> C_BE0 H16
<19,32> -C_BE1 <--> C_BE1 B17
<19,32> -C_BE2 <--> C_BE2 A18
<19,32> -C_BE3 <--> C_BE3 B19

PCI_CBE0*
PCI_CBE1*
PCI_CBE2*
PCI_CBE3*

<19,32> -FRAME <--> FRAME C18
<19,32> -IRDY <--> IRDY A17
<19,32> -TRDY <--> TRDY D18
<19,32> -STOP <--> STOP F18
<19,32> -DEVSEL <--> DEVSEL E18
<19,32> PAR <--> PAR J18
<19,32> -PERR <--> PERR G18
<19,32> -SERR <--> SERR H18
<19,32> -PCIPME <--> PCIPME E22

PCI_FRAME*
PCI_IRDY*
PCI_TRDY*
PCI_STOP*
PCI_DEVSEL*
PCI_PAR
PCI_PERR/GPIO43/RS232_DCD*
PCI_SERR*
PCI_PME/GPIO30*

<19> -PPCIRST <--> PPCIRST R79 33/4 C13

PCI_RESET0*

<32> -1394RST <--> 1394RST R267 33/4 G14

PCI_RESET1*

<23> -IDERST <--> IDERST R82 33/4 F12

PCI_RESET2*

<20> -LPCRST <--> LPCRST R83 33/4 D9

PCI_RESET3*

<28> -BIOSRST <--> BIOSRST R114 33/4

LPC_RESET*

MCP61-BGA692[10HB1-080692-20R]

LPC_CLK0

E8 R84 33/4 LPC33 <20>

LPC_CLK1

D8 R86 22/4 ROMCLK33 <28>

-GNT4 R200 8.2K/4 VCC3
-REQ4 R81 8.2K/4 VCC3
SERIRQ R75 8.2K/4/X VCC3 nVidia comment
-LDRQ0 R77 8.2K/4/X VCC3 nVidia comment
-PCIPME R78 8.2K/4 3VDUAL

PCICLK1 C74 10P/4/N/50V/X
PCICLK2 C75 10P/4/N/50V/X
1394CLK C79 10P/4/N/50V/X
ROMCLK33 C82 10P/4/N/50V/X
LPC33 C84 10P/4/N/50V/X
PCICLK FB BC217 10P/4/N/50V/X

<16,25> ACZ_SDOUT <--> ACZ_SDOUT R241 15K/4/X VCC3
R41 1K/4
-LFRAME R40 1K/4
nVidia comment

BIOS STRAP:

ACZ_SDOUT
-LFRAME
0.0 = LPC BIOS
0.1 = PCI BIOS
1.0 = SPI BIOS(Default)
1.1 = RESERVED

0.1 use LPC BIOS, 0.2
change to SPI BIOS

GIGABYTE

Title

MCP61-PCI BUS

Size
Custom


Document Number


GA-M61PM-S2


Rev
1.0


Date: Tuesday, August 15, 2006

Sheet 14 of 32















PCI SLOT 1,2,3









Hardware Monitor circuits



SYSTEM FAN











CPU FAN




GIGABYTE


Title			
FAN/HWMO			
Size	Document Number	Rev	
Custom	GA-M61PM-S2	1.0	
Date:	Tuesday, August 15, 2006	Sheet	22 of 32










Can Support Amp Out






INTEL FRONT AUDIO

GIGABYTE


Title			AC97 ALC658
Document Number			GA-M61PM-S2
Size	Custom	Rev	1.0
Date:	Tuesday, August 15, 2006	Sheet	25 of 32



CD IN




A3RJ13P/B/[11NR6-403006-01_11NR6-403006-02]
3RJ+15F/[11NR6-403004-11]




A3RJ13P/OB/[11NR6-403006-71]
3RJ+15F/[11NR6-403004-31]

LINE OUT FRONT OUT




LINE-IN




MIC




SURROUND



CEN/LFE






SURR BACK








GIGABYTE

Title			
AUDIO JACK			
Size	Document Number	GA-M61PM-S2	
Custom			Rev 1.0
Date:	Tuesday, August 15, 2006	Sheet	26 of 32


INTEL FRONT PANEL



ATX POWER CONNECTOR



GIGABYTE			
Title			
Misc. PWR & ATX CONN			
Size	Document Number	Rev	
Custom	GA-M61PM-S2	1.0	
Date:	Sheet	28	of 32



**BOTTOM PAD CONNECT TO GND
THROUGH 10 VIA**

GIGABYTE

Title			
VCORE (PWM ISL6559BC+6602B+6601B)			
Size	Document Number	Rev	
Custom	GA-M61PM-S2	1.0	
Date:	Tuesday, August 15, 2006	Sheet	29 of 32

