

GA-M55plus-S3G

SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	PROCESSOR HT INTERFACE
05	PROCESSOR DDR2 INTERFACE
06	PROCESSOR DDR2 INTERFACE
07	PROCESSOR CONTROL & DEBUG
08	DIMM 1,2
09	DIMM 3,4
10	DIMM TERMINATION
11	C51 CPU
12	C51 HT
13	C51 PCI-EXPRESS
14	C51 RGB
15	C51 PWR/GND
16	MCP51 HT BUS
17	MCP51 PCI BUS/CLOCK/RESET
18	MCP51 SATA/IDE
19	MCP51 AZILIA/USB
20	MCP51 RGMII
21	MCP51 PWR/GND
22	PCI EXPRESS X16 SLOT
23	F_USB1/F_USB2 CONN /PCI_E x1 SLOT
24	PCI 1,2,3 SLOT
25	PCI 4 SLOT

SHEET TITLE

Revision:1.2

26	CODEC ALC883
27	AUDIO JACK, L_OUT, F_AUDIO
28	H/W MONITOR & FAN CONTROL
29	IDE1/IDE2/FDD
30	PWM ISL6566
31	COMA, LPT PORT
32	DDR18V, DDRVTT, 5VDAUL, VCC12, POWER
33	POWER SEQUENCE
34	BIOS ATX POWER CONNCTOR
35	FRONT PANEL
36	ITE 8716GB/CX
37	Marvell 88E1116
38	TI TSB43AB23 1394

GIGABYTE

BLOCK DIAGRAM		
Size	Document Number	Rev
Custom	GA-M55plus-S3G	1.2
Date:	Thursday, July 06, 2006	Sheet 1 of 38

D

C

B

A

→


1

1

E

A

BLOCK DIAGRAM





GIGABYTE

Title			BLOCK DIAGRAM
Size	Document Number	Rev	
Custom			GA-M55plus-S3G
Date:	Thursday, July 06, 2006	Sheet	3 of 38

L0_CADIN_L[0..15] <L0_CADIN_L[0..15] <11>
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] <11>
L0_CLKIN_L[0..1] <L0_CLKIN_L[0..1] <11>
L0_CLKIN_H[0..1] <L0_CLKIN_H[0..1] <11>
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] <11>
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] <11>
L0_CLKOUT_L[0..1] <L0_CLKOUT_L[0..1] <11>
L0_CLKOUT_H[0..1] <L0_CLKOUT_H[0..1] <11>


CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B




GIGABYTE


Title			CPU HYPER TRANSPORT
Size	Document Number	Rev	1.2
Custom	GA-M55plus-S3G		
Date:	Thursday, July 06, 2006	Sheet	4 of 38




GIGABYTE


CPU DDRII MEMORY		
File	Document Number	Rev
Size	Custom	1.2
Date:	Thursday, July 06, 2006	Sheet 5 of 38








GIGABYTE			
Title			
DDRII CHANNEL B			
Size	Document Number	GA-M55plus-S3G	Rev 1.2
Date:		Sheet 9 of 38	





N.B HEATSINK





BGASINK_NB[12SP2-04E004-A1R_12SP2-04E004-A2R_12SP2-04E004-A3R_12SP2-04E004-A4R]

BGASINK_NB[12SP2-04F004-11_12SP2-04F004-12_12SP2-04F004-13]





GIGABYTE			
Title			
C51-HOST			
Size	Document Number	Rev	
Custom	GA-M55plus-S3G	1.2	
Date:	Thursday, July 06, 2006	Sheet	11 of 38






GIGABYTE			
C51-HOST			
Title	Document Number	Rev	
Size	Custom	GA-M55plus-S3G	1.2
Date:	Thursday, July 06, 2006	Sheet	14 of 38









GIGABYTE


MCP51-SATA IDE


Title	Document Number	Rev
Custom	GA-M55plus-S3G	1.2
Date:	Thursday, July 06, 2006	Sheet 18 of 38






GIGABYTE			
MCP51-RGMII			
Title	Document Number	Rev	1.2
Size	GA-M55plus-S3G		
Date	Thursday, July 06, 2006	Sheet	20 of 38








FRONT SIDE USB1




FRONT SIDE USB2






VCC3 EC161 (1000uF/D/6.3V/8C/30m)

需放置在 FRONT USB




GIGABYTE			
USB PORT			
Title	Document Number	Rev	1.2
Size	Custom	GA-M55plus-S3G	
Date:	Sheet	23	of 38







CD IN




A3RJ/13P/B/[11NR6-403006-01_11NR6-403006-02]
3RJ+15F/[11NR6-403004-11]

BLUE
LINE-IN

GREEN
LINE-OUT

PINK
MIC-IN




A3RJ/13P/OBG/[11NR6-403006-71]
3RJ+15F/[11NR6-403004-31]

Orange
Center/Subwoof


Black
Surround

Gray
Left & Right Side

LINE OUT FRONT OUT




LINEIN




MIC




SURROUND



CENLFE



SURRBACK





GIGABYTE

AUDIO JACK


GA-M55plus-S3G

Rev 1.2


Hardware Monitor circuits





SYSTEM FAN





CPU FAN




KB & MS




GIGABYTE			
FAN/HWMO			
Title	Document Number	Rev	1.2
Size	Custom	GA-M55plus-S3G	
Date	Thursday, July 06, 2006	Sheet	28 of 38




SECONDARY IDE CONNECTOR




Title			
IDE CONNECTOR			
Size	Document Number		Rev
Custom	GA-M55plus-S3G		1.2
Date:	Sheet	29	of 38






GIGABYTE			
Title			
BIOS, HW MONITOR.COM/LPT			
Size			
Custom			
GA-M55plus-S3G			
Date: Thursday, July 06, 2006			
Sheet 31 of 38			
Rev 1.2			




GIGABYTE


DDR POWER


File	GA-M55plus-S3G	Rev	1.2
Size	Document Number	GA-M55plus-S3G	
Custom			
Date	Thursday, July 09, 2006	Sheet	32 of 38




Title		
DDR/VDDQ/VCCVID/5VDUAL POWER		
Size	Document Number	Rev
	GA-M5plus-S3G	1.2
Date	Thursday, July 06, 2006	Sheet 33 of 38








If COM2 no pop, PIN32,36 pull-up, PIN33 pull down (FAN 50% duty).



Power On Strapping Options

Symbol	value	Description
JP1	Flashseg1_EN	1 Disabled. 0 Flash I/F Address Segment 1 (FFF8_0000h-FFFF_FFFFh, 000E_0000h-000F_FFFFh) is enabled
JP2	SerFlh_SO_SEL	1 FLH_SO2 is selected as the Serial Flash I/F SO pin. 0 FLH_SO1 is selected as the Serial Flash I/F SO pin.
JP3	CHIP_SEL	-- Chip selection in configuration.
JP4	BUF_SEL	1 The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, PCIRST4# and PCIRST5# are enhanced open-drain. It drives high about 10~20 ns when the signal transits from low to high, and then Hi-Z. 0 The output buffers are push-pull.
JP5	FAN_CTL_SEL	1 The default value of EC Index 15h / 16h / 17h is 00h 0 The default value of EC Index 15h / 16h / 17h is 40h
JP6	VID_ISEL	1 The threshold voltage of VID is 2.0 / 0.8V 0 The threshold voltage of VID is 0.8 / 0.4V



E1116 use external 2.5V single power supply.
1.8V create by PNP and 1.2V use internal reg.

Hardware Configuration: See config_0:4

1. PHY address:00001
2. ENA_XC:Enable Auto-Crossover
3. RGMII_TX:Transmit clock not internally delayed
4. RGMII_RX:Receive clock transition when data transitions
5. Advertise all capabilities

