

GIGABYTE GA-M55S-S3 Schematics

Revision: 2.02

SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	PROCESSOR HT INTERFACE
05	PROCESSOR DDR INTERFACE
06	PROCESSOR DDR INTERFACE
07	PROCESSOR CONTROL & DEBUG
08	DIMM A0,B0
09	DIMM A1,B1
10	DIMM TERMINATION
11	MCP55 HT/CLK
12	MCP55 PCIE X16
13	MCP55 PCIE X8 X1
14	MCP55 PCI
15	MCP55 SATA , IDE
16	MCP55 AUDIO , USB , MISC
17	MCP55 DUAL RGMII
18	MCP55 PWR/GND
19	MCP55 DECOUPLING
20	PCI EXPRESS X16 SLOT
21	PCI EXPRESS X8 SLOT
22	PCI EXPRESS X1 SLOT1,2,3
23	PCI 1,2 SLOT
24	CODEC 883
25	AUDIO JACK, L_OUT, F_AUDIO

SHEET

TITLE

26	IDE1/FDD
27	KB_MS/FUSEVCC
28	VCORE POWER
29	VCC12_HT,VCCA25,VCC15,PLL POWER
30	PWR SEQUENCE PWR
31	DDR18 , DDRVTT , 5VDUAL
32	ATX POWER CONNCTOR,VCC15
33	DUAL BIOS
34	FRONT PANEL
35	ITE 8716F (GB)
36	FAN/HW MONITOR
37	F_USB1/F_USB2/F_USB3 CONNECTOR
38	COMA , LPT , TPM , R_USB
39	MARVELL 1116 RGMII PHY -A
40	TI TSB43AB23 1394A
41	
42	
43	
44	

GIGABYTE CORP.

Title				BLOCK DIAGRAM	
Size	Custom	Document Number		Rev	
		GA-M55S-S3		2.02	
Date:		星期二, 一月 09, 2007		Sheet 1 of 41	

Version: 2.02

Component value change history


Date	Change Item	Reason
REV2.0 2006/03/27	First release.	
2006/11/16	REV2.01	
	change codec from ALC883 to ALC888	
	remove CR10,R42	
	change CR32 from 220ohm to 2.2ohm CR45 change to 470pf CBC17,CBC18,CBC21 change to 0.1uf	
	add R41 DEC12 ,DEC13 ,DEC14 ,DEC15 ,DEC16 ,DEC17	
	add U29,C341,DC14,SDC1	
	add input choke cover DL1	
	L1,L4 update library footprint "CHOKE2U-20A-SQ-1"機構改腳距	
	DL1 input choke "cover"	
	remove DRN3,DRN4,DRN5,DRN6,LR16,LR31,TP21	
2006/11/22	REV2.01	
	remove CR48 CR49 CQ4	
2006/12/05	REV2.01	
	remove C66 R85	
2006/12/12	REV2.02	
	DL1,DL2,DL3,DL4 footprint-->CHOCK06U-40A_1PDL-2	
	L1,L4, footprint-->CHOCK2U-20A_SQ-2	
	L2,L3, footprint-->CHOCK08U-15A_1P-1	
2006/12/26	REV2.02	
	CBC50,CBC51,CBC52,CBC53:4.7u/8/X5R/25V/K-->4.7u/8/X5R/10V/K	
2007/01/09	REV2.02	
	CBC50,CBC51,CBC52,CBC53:4.7u/8/X5R/10V/K-->4.7u/8/X5R/6.3V/K	

Circuit or PCB layout change for next version

[illegible]


GIGABYTE CORP.			
Title BOM & PCB MODIFY HISTORY			
Size Custom	Document Number		Rev 2.02
GA-M55S-S3			
Date	星期二 二月 09, 2007	Sheet	2 of 41

BLOCK DIAGRAM



L0_CADIN_L[0..15] <L0_CADIN_L[0..15] [11]
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] [11]
L0_CLKIN_L[0..1] <L0_CLKIN_L[0..1] [11]
L0_CLKIN_H[0..1] <L0_CLKIN_H[0..1] [11]
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] [11]
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] [11]
L0_CLKOUT_L[0..1] <L0_CLKOUT_L[0..1] [11]
L0_CLKOUT_H[0..1] <L0_CLKOUT_H[0..1] [11]

U12A




CPU_VDDA_RUN = VDDA25
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

CPU_VDD_RUN = VCORE


VLDT_RUN = VCC12_HT

VLDT_A = VCC12_HT
VLDT_B = HT12B




CLOSE CHIPSET &
CROSSING BOUNDARY

SOCKET_M2
M2_RM/PLASTICS/[12KRC-04K807-42R_12KRC-04K807-43R]




GIGABYTE CORP.


Title			Rev
CPU HYPER TRANSPORT			2.02
Size	Document Number		
Custom	GA-M55S-S3		
Date:	星期二, 一月 09, 2007	Sheet	4 of 41




GIGABYTE CORP.

Title			CPU DDRII MEMORY	Rev
Size	Document Number	GA-M55S-S3		2.02
Date:	星期二, 09 2007	Sheet	5 of 41	





















GIGABYTE CORP.		
File		
DDR2 CHANNEL A		
Size		
Document Number		
GA-M55S-S3		
Date		
Sheet 8 of 41		
Rev 2.02		



GIGABYTE CORP.			
File			
Document Number			
GA-M55S-S3			
Date			
Sheet 9 of 41			



N.B HEATSINK or FANSINK



GIGABYTE CORP.			
MCP55 HT/CLK			
Size	Document Number	Rev	
Custom	GA-M55S-S3	2.02	
Date:	日期: 09月09, 2007	Sheet	11 of 41


U5G1A PBGA776-NVIDIA-MCP55
MCP55S
NF550-N-A2
SEC 1 OF 9

L0_CADOUT_H0	AK32	HT_MCP_RXD0_P
L0_CADOUT_H1	AJ32	HT_MCP_RXD1_P
L0_CADOUT_H2	AH32	HT_MCP_RXD2_P
L0_CADOUT_H3	AH30	HT_MCP_RXD3_P
L0_CADOUT_H4	AE32	HT_MCP_RXD4_P
L0_CADOUT_H5	AE32	HT_MCP_RXD5_P
L0_CADOUT_H6	AD32	HT_MCP_RXD6_P
L0_CADOUT_H7	AD30	HT_MCP_RXD7_P
L0_CADOUT_H8	AG27	HT_MCP_RXD8_P
L0_CADOUT_H9	AE27	HT_MCP_RXD9_P
L0_CADOUT_H10	AD25	HT_MCP_RXD10_P
L0_CADOUT_H11	AE29	HT_MCP_RXD11_P
L0_CADOUT_H12	AB23	HT_MCP_RXD12_P
L0_CADOUT_H13	AB26	HT_MCP_RXD13_P
L0_CADOUT_H14	AB28	HT_MCP_RXD14_P
L0_CADOUT_H15	AA28	HT_MCP_RXD15_P


L0_CADOUT_L0	AK31	HT_MCP_RXD0_N
L0_CADOUT_L1	AJ31	HT_MCP_RXD1_N
L0_CADOUT_L2	AH31	HT_MCP_RXD2_N
L0_CADOUT_L3	AH29	HT_MCP_RXD3_N
L0_CADOUT_L4	AE30	HT_MCP_RXD4_N
L0_CADOUT_L5	AE31	HT_MCP_RXD5_N
L0_CADOUT_L6	AD31	HT_MCP_RXD6_N
L0_CADOUT_L7	AD29	HT_MCP_RXD7_N
L0_CADOUT_L8	AG28	HT_MCP_RXD8_N
L0_CADOUT_L9	AE28	HT_MCP_RXD9_N
L0_CADOUT_L10	AD25	HT_MCP_RXD10_N
L0_CADOUT_L11	AE28	HT_MCP_RXD11_N
L0_CADOUT_L12	AB24	HT_MCP_RXD12_N
L0_CADOUT_L13	AB25	HT_MCP_RXD13_N
L0_CADOUT_L14	AB27	HT_MCP_RXD14_N
L0_CADOUT_L15	AA29	HT_MCP_RXD15_N

[4] L0_CLKOUT_H0	L0_CLKOUT_H0	AG30	HT_MCP_RX_CLK0_P
[4] L0_CLKOUT_L0	L0_CLKOUT_L0	AG29	HT_MCP_RX_CLK0_N
[4] L0_CLKOUT_H1	L0_CLKOUT_H1	AD27	HT_MCP_RX_CLK1_P
[4] L0_CLKOUT_L1	L0_CLKOUT_L1	AD28	HT_MCP_RX_CLK1_N

[4] L0_CTLOUT_H0	L0_CTLOUT_H0	AC30	HT_MCP_RXCTL_P
[4] L0_CTLOUT_L0	L0_CTLOUT_L0	AC29	HT_MCP_RXCTL_N



[6] THERMTRIP_CPU_L THERMTRIP_CPU_L AJ29 THERMTRIP/GPIO*




HT_MCP_TXD0_P	R29	L0_CADIN_H0
HT_MCP_TXD1_P	T29	L0_CADIN_H1
HT_MCP_TXD2_P	T31	L0_CADIN_H2
HT_MCP_TXD3_P	U31	L0_CADIN_H3
HT_MCP_TXD4_P	W29	L0_CADIN_H4
HT_MCP_TXD5_P	V29	L0_CADIN_H5
HT_MCP_TXD6_P	Y31	L0_CADIN_H6
HT_MCP_TXD7_P	AA31	L0_CADIN_H7
HT_MCP_TXD8_P	R24	L0_CADIN_H8
HT_MCP_TXD9_P	T28	L0_CADIN_H9
HT_MCP_TXD10_P	U28	L0_CADIN_H10
HT_MCP_TXD11_P	T25	L0_CADIN_H11
HT_MCP_TXD12_P	V27	L0_CADIN_H12
HT_MCP_TXD13_P	V26	L0_CADIN_H13
HT_MCP_TXD14_P	Y28	L0_CADIN_H14
HT_MCP_TXD15_P	Y26	L0_CADIN_H15

HT_MCP_TXD0_N	R30	L0_CADIN_L0
HT_MCP_TXD1_N	T30	L0_CADIN_L1
HT_MCP_TXD2_N	T32	L0_CADIN_L2
HT_MCP_TXD3_N	U32	L0_CADIN_L3
HT_MCP_TXD4_N	W30	L0_CADIN_L4
HT_MCP_TXD5_N	Y30	L0_CADIN_L5
HT_MCP_TXD6_N	Y32	L0_CADIN_L6
HT_MCP_TXD7_N	AA32	L0_CADIN_L7
HT_MCP_TXD8_N	T24	L0_CADIN_L8
HT_MCP_TXD9_N	T22	L0_CADIN_L9
HT_MCP_TXD10_N	U29	L0_CADIN_L10
HT_MCP_TXD11_N	T26	L0_CADIN_L11
HT_MCP_TXD12_N	V28	L0_CADIN_L12
HT_MCP_TXD13_N	V25	L0_CADIN_L13
HT_MCP_TXD14_N	V27	L0_CADIN_L14
HT_MCP_TXD15_N	Y25	L0_CADIN_L15


HT_MCP_TX_CLK0_P	V30	L0_CLKIN_H0	L0_CLKIN_H0 [4]
HT_MCP_TX_CLK0_N	V31	L0_CLKIN_L0	L0_CLKIN_L0 [4]
HT_MCP_TX_CLK1_P	V24	L0_CLKIN_H1	L0_CLKIN_H1 [4]
HT_MCP_TX_CLK1_N	W24	L0_CLKIN_L1	L0_CLKIN_L1 [4]

HT_MCP_TXCTL_P	AB30	L0_CTLIN_H0	L0_CTLIN_H0 [4]
HT_MCP_TXCTL_N	AB31	L0_CTLIN_L0	L0_CTLIN_L0 [4]

HT_MCP_REQ_P	P25	-HT_REQ	R232 1K/4	3VDUAL
HT_MCP_STOP_P	P28	HTSTOP_L		HTSTOP_L [6]
HT_MCP_RST_P	P27	-CPURST		CPURST [6]
HT_MCP_PWRGD_P	P26	CPU_PWRGD		CPU_PWRGD [6]



CLKOUT0_200MHZ_P	M32	TP_CLKOUT1_P	TP41
CLKOUT0_200MHZ_N	M31	TP_CLKOUT1_N	TP42
CLKOUT1_200MHZ_P	M30	TP_CLKOUT2_P	TP37
CLKOUT1_200MHZ_N	M29	TP_CLKOUT2_N	TP36



[16,21,30] CK8_PWOK R201 0/6/SHT/X

D

D

C


C

B

B

A


A





GIGABYTE CORP.


MCP55 PCIE X16


Title		
MCP55 PCIE X16		
Size	Document Number	Rev
Custom	GA-M55S-S3	2.02
Date:	星期二, 09月 09, 2007	Sheet 12 of 41













MCP55 BACK SIDE DECOUPLING



MCP55 INTERNAL PULL-UP/PULL-DOWN


PIN	VOLTAGE
A20GATE/GPIO	+3.3V
EXT_SMI*/GPIO	+3.3V_DUAL
HDA_SDATA_IN0/GPIO_22/MGPIO_0	+3.3V_DUAL/GND
HDA_SDATA_IN1/GPIO_23/MGPIO_1	+3.3V_DUAL/GND
HDA_SDATA_IN2/GPIO_24/MGPIO_2	+3.3V_DUAL/GND
HDA_SDATA_OUT/GPIO_45	+3.3V_DUAL/GND
JTAG_TDI	+3.3V
JTAG_TMS	+3.3V
JTAG_TRST*	GND
KBRDRSTIN*/GPIO	+3.3V
PE_WAKE*	+3.3V_DUAL
SIO_PME*/GPIO	+3.3V_DUAL
THERM*/GPIO	+3.3V

MCP55 TOP SIDE DECOUPLING



GIGABYTE CORP.

Title			MCP55 DECOUPLING	
Size	Document Number	GA-M55S-S3		Rev
Custom				2.02
Date:	星期日 一月 09, 2007	Sheet	19	of 41









EXP A TXP0[0..7] >>> EXP_A_TXP[0..7] [12]
EXP A TXN0[0..7] >>> EXP_A_TXN[0..7] [12]



EXP A TXP0	C22	0.1u/4Y5V/16V/Z	EXP A TXP0C
EXP A TXN0	C26	0.1u/4Y5V/16V/Z	EXP A TXN0C
EXP A TXP1	C28	0.1u/4Y5V/16V/Z	EXP A TXP1C
EXP A TXN1	C29	0.1u/4Y5V/16V/Z	EXP A TXN1C
EXP A TXP2	C32	0.1u/4Y5V/16V/Z	EXP A TXP2C
EXP A TXN2	C33	0.1u/4Y5V/16V/Z	EXP A TXN2C
EXP A TXP3	C36	0.1u/4Y5V/16V/Z	EXP A TXP3C
EXP A TXN3	C37	0.1u/4Y5V/16V/Z	EXP A TXN3C
EXP A TXP4	C48	0.1u/4Y5V/16V/Z	EXP A TXP4C
EXP A TXN4	C50	0.1u/4Y5V/16V/Z	EXP A TXN4C
EXP A TXP5	C51	0.1u/4Y5V/16V/Z	EXP A TXP5C
EXP A TXN5	C53	0.1u/4Y5V/16V/Z	EXP A TXN5C
EXP A TXP6	C55	0.1u/4Y5V/16V/Z	EXP A TXP6C
EXP A TXN6	C58	0.1u/4Y5V/16V/Z	EXP A TXN6C
EXP A TXP7	C61	0.1u/4Y5V/16V/Z	EXP A TXP7C
EXP A TXN7	C63	0.1u/4Y5V/16V/Z	EXP A TXN7C

EXP A TXP8[8..15] >>> EXP_A_TXP[8..15] [12]
EXP A TXN8[8..15] >>> EXP_A_TXN[8..15] [12]

EXP A TXP8	C70	0.1u/4Y5V/16V/Z	EXP A TXP8C
EXP A TXN8	C69	0.1u/4Y5V/16V/Z	EXP A TXN8C
EXP A TXP9	C92	0.1u/4Y5V/16V/Z	EXP A TXP9C
EXP A TXN9	C77	0.1u/4Y5V/16V/Z	EXP A TXN9C
EXP A TXP10	C85	0.1u/4Y5V/16V/Z	EXP A TXP10C
EXP A TXN10	C86	0.1u/4Y5V/16V/Z	EXP A TXN10C
EXP A TXP11	C91	0.1u/4Y5V/16V/Z	EXP A TXP11C
EXP A TXN11	C92	0.1u/4Y5V/16V/Z	EXP A TXN11C
EXP A TXP12	C97	0.1u/4Y5V/16V/Z	EXP A TXP12C
EXP A TXN12	C98	0.1u/4Y5V/16V/Z	EXP A TXN12C
EXP A TXP13	C99	0.1u/4Y5V/16V/Z	EXP A TXP13C
EXP A TXN13	C100	0.1u/4Y5V/16V/Z	EXP A TXN13C
EXP A TXP14	C103	0.1u/4Y5V/16V/Z	EXP A TXP14C
EXP A TXN14	C104	0.1u/4Y5V/16V/Z	EXP A TXN14C
EXP A TXP15	C108	0.1u/4Y5V/16V/Z	EXP A TXP15C
EXP A TXN15	C107	0.1u/4Y5V/16V/Z	EXP A TXN15C




EXP A RXP8[8..15] >>> EXP_A_RXP[8..15] [12]
EXP A RXN8[8..15] >>> EXP_A_RXN[8..15] [12]



EXP B TXP0	C17	0.1u/4Y5V/16V/Z	EXP B TXP0C
EXP B TXN0	C21	0.1u/4Y5V/16V/Z	EXP B TXN0C
EXP B TXP1	C30	0.1u/4Y5V/16V/Z/X	EXP B TXP1C
EXP B TXN1	C31	0.1u/4Y5V/16V/Z/X	EXP B TXN1C
EXP B TXP2	C34	0.1u/4Y5V/16V/Z/X	EXP B TXP2C
EXP B TXN2	C35	0.1u/4Y5V/16V/Z/X	EXP B TXN2C
EXP B TXP3	C38	0.1u/4Y5V/16V/Z/X	EXP B TXP3C
EXP B TXN3	C39	0.1u/4Y5V/16V/Z/X	EXP B TXN3C
EXP B TXP4	C46	0.1u/4Y5V/16V/Z/X	EXP B TXP4C
EXP B TXN4	C49	0.1u/4Y5V/16V/Z/X	EXP B TXN4C
EXP B TXP5	C52	0.1u/4Y5V/16V/Z/X	EXP B TXP5C
EXP B TXN5	C54	0.1u/4Y5V/16V/Z/X	EXP B TXN5C
EXP B TXP6	C56	0.1u/4Y5V/16V/Z/X	EXP B TXP6C
EXP B TXN6	C59	0.1u/4Y5V/16V/Z/X	EXP B TXN6C
EXP B TXP7	C62	0.1u/4Y5V/16V/Z/X	EXP B TXP7C
EXP B TXN7	C64	0.1u/4Y5V/16V/Z/X	EXP B TXN7C





EXP B TXP0..71 >>> EXP_B_TXP[0..7] [13]
EXP B TXN0..71 >>> EXP_B_TXN[0..7] [13]

[13] PES_PRSNT- R469 0/4/X
[13] PE4_PRSNT- R471 0/4












PCIE_A_RST R480 0/4/X PCIE_A_RST_C
PCIE_B_RST R481 0/4/X PCIE_B_RST_C

**VCC3 10% to Core power 90% < 30ms
else , PCIE_RST add 74ACT08**




EXP B RXP0..71 >>> EXP_B_RXP[0..7] [13]
EXP B RXN0..71 >>> EXP_B_RXN[0..7] [13]













PCI SLOT 1,2



PCI SLOT1

IDSEL(A23)
(D)


PCI SLOT2

IDSEL(A24)
(A)

GIGABYTE CORP.

Title			
PCI SLOT 1,2			
Size	Document Number	Rev	
Custom	GA-M55S-S3	2.02	
Date:	星期二, 一月 09, 2007	Sheet	23 of 41


AZALIA CODEC




GIGABYTE CORP.

Title			
AZALIA-ALC888			
Size Custom	Document Number		Rev
	GA-M55S-S3		2.02
Date:	原圖二, 一月 09, 2007	Sheet	24 of 41



CODEC POWER/EMI PAD





FOR EMI




CD IN




SPDIF




AZALIA JACK




BTX AZALIA CONNECTOR




11NR6-403007-21




LINE-OUT




LINE-IN




MIC-IN

**SURROUND**


CEN/LFE



SURR BACK






AZALIA FRONT PANEL




GIGABYTE CORP.






Title			
AUDIO JACK			
Size Custom	Document Number	GA-M55S-S3	Rev 2.02
Date: 星期二, 09, 2007	Sheet 25	of 41	








PRIMARY IDE CONNECTOR




GIGABYTE CORP.			
Title			
IDE CONNECTOR			
Size	Document Number	Rev	
B	GA-M55S-S3	2.02	
Date:	Sheet	26	of 41


























ATX POWER CONNECTOR







DUAL BIOS SELECTION

	Main	Backup
GPO30	0	1
GPO28	1	0







Hardware Monitor circuits









FRONT SIDE USB1






FRONT SIDE USB2





FRONT SIDE USB3











1. PHY address:00001
2. ENA_XC:Enable Auto-Crossover
3. RGMII_TX:Transmit clock not internally delayed
4. RGMII_RX:Receive clock transition when data transitions
5. Advertise all capabilities




NOT support interrupt mode



Title				
Marvell_88E1115_88E1116_88E3016				
Size	Document Number			Rev
C	GA-M55S-S3			2.02
Date:	星期二	一月 09, 2007	Sheet	39 of 41





GIGABYTE CORP.

Title		CURRENT_OUT	
Size	Document Number	GA-M55S-S3	Rev
B			2.02
Date: 星期二, 一月 09, 2007		Sheet 41	of 41