

GIGABYTE GA-M55S-S3 Schematics

Revision:1.11

SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	PROCESSOR HT INTERFACE
05	PROCESSOR DDR INTERFACE
06	PROCESSOR DDR INTERFACE
07	PROCESSOR CONTROL & DEBUG
08	DIMM A0,B0
09	DIMM A1,B1
10	DIMM TERMINATION
11	MCP55 HT/CLK
12	MCP55 PCIE X16
13	MCP55 PCIE X8 X1
14	MCP55 PCI
15	MCP55 SATA , IDE
16	MCP55 AUDIO , USB , MISC
17	MCP55 DUAL RGMII
18	MCP55 PWR/GND
19	MCP55 DECOUPLING
20	PCI EXPRESS X16 SLOT
21	PCI EXPRESS X8 SLOT
22	PCI EXPRESS X1 SLOT1,2,3
23	PCI 1,2 SLOT
24	CODEC 883
25	AUDIO JACK, L_OUT, F_AUDIO

SHEET

TITLE

26	IDE1/FDD
27	KB_MS/FUSEVCC
28	VCORE POWER
29	VCC12_HT,VCCA25,PLL POWER
30	PWR SEQUENCE PWR
31	DDR18 , DDRVTT , 5VDUAL
32	ATX POWER CONNCTOR,VCC15
33	DUAL BIOS
34	FRONT PANEL
35	ITE 8716F (GB)
36	FAN/HW MONITOR
37	F_USB1/F_USB2/F_USB3 CONNECTOR
38	COMA , LPT , TPM , R_USB
39	MARVELL 1116 RGMII PHY -A
40	TI TSB43AB23 1394A
41	
42	
43	
44	

GIGABYTE CORP.

Title				BLOCK DIAGRAM	
Size	Custom	Document Number			Rev
		GA-M55S-S3			1.11
Date:	Thursday, August 17, 2006			Sheet	1 of 41

Version: 1.11

Component value change history


[illegible]

Circuit or PCB layout change for next version

[illegible]

GIGABYTE CORP.			
Title BOM & PCB MODIFY HISTORY			
Size Custom	Document Number GA-M55S-S3		Rev 1.11
Date:	Thursday, August 17, 2006	Sheet	2 of 41

BLOCK DIAGRAM



L0_CADIN_L[0..15] <L0_CADIN_L[0..15] [11]
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] [11]
L0_CLKIN_L[0..1] <L0_CLKIN_L[0..1] [11]
L0_CLKIN_H[0..1] <L0_CLKIN_H[0..1] [11]
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] [11]
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] [11]
L0_CLKOUT_L[0..1] <L0_CLKOUT_L[0..1] [11]
L0_CLKOUT_H[0..1] <L0_CLKOUT_H[0..1] [11]



CPU_VDDA_RUN = VDDA25
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

CPU_VDD_RUN = VCORE

VLDT_RUN = VCC12_HT


VLDT_A = VCC12_HT
VLDT_B = HT12B

U12A




CLOSE CHIPSET &
CROSSING BOUNDARY


SOCKET_M2
M2_RM/PLASTICS/[12KRC-04K807-41R]















GIGABYTE CORP.


Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-M55S-S3	1.11	
Date:	Thursday, August 17, 2006	Sheet	4 of 41
















GIGABYTE CORP.			
Title			
MCP55 PCIe X8 , X1			
Size	Document Number	Rev	
Custom	GA-M55S-S3	1.11	
Date:	Thursday, August 17, 2006	Sheet	13 of 41





GIGABYTE CORP.

Title			MCP55 PCI	
Size	Document Number	GA-M55S-S3		Rev
Custom				1.11
Date:	Thursday, August 17, 2006	Sheet	14 of 41	











MCP55 BACK SIDE DECOUPLING



MCP55 INTERNAL PULL-UP/PULL-DOWN

PIN	VOLTAGE
A20GATE/GPIO	+3.3V
EXT_SMI*/GPIO	+3.3V_DUAL
HDA_SDATA_IN0/GPIO_22/MGPIO_0	+3.3V_DUAL/GND
HDA_SDATA_IN1/GPIO_23/MGPIO_1	+3.3V_DUAL/GND
HDA_SDATA_IN2/GPIO_24/MGPIO_2	+3.3V_DUAL/GND
HDA_SDATA_OUT/GPIO_45	+3.3V_DUAL/GND
JTAG_TDI	+3.3V
JTAG_TMS	+3.3V
JTAG_TRST*	GND
KBRDRSTIN*/GPIO	+3.3V
PE_WAKE*	+3.3V_DUAL
SIO_PME*/GPIO	+3.3V_DUAL
THERM*/GPIO	+3.3V

MCP55 TOP SIDE DECOUPLING



GIGABYTE CORP.

Title

MCP55 DECOUPLING

Size
Custom


Document Number

GA-M55S-S3

Rev
1.11

Date: Thursday, August 17, 2006

Sheet 19 of 41





APW1*4/BK/OC/P/5.08/VA/SN/OH

EXP A TXP0_71 >>> EXP_A_TXP0[0..7] [12]
EXP A TXN0_71 >>> EXP_A_TXN0[0..7] [12]


EXP A TXP0	C22	0.1U/4Y5V/16V/Z	EXP A TXP0C
EXP A TXN0	C26	0.1U/4Y5V/16V/Z	EXP A TXN0C
EXP A TXP1	C28	0.1U/4Y5V/16V/Z	EXP A TXP1C
EXP A TXN1	C29	0.1U/4Y5V/16V/Z	EXP A TXN1C
EXP A TXP2	C32	0.1U/4Y5V/16V/Z	EXP A TXP2C
EXP A TXN2	C33	0.1U/4Y5V/16V/Z	EXP A TXN2C
EXP A TXP3	C36	0.1U/4Y5V/16V/Z	EXP A TXP3C
EXP A TXN3	C37	0.1U/4Y5V/16V/Z	EXP A TXN3C
EXP A TXP4	C48	0.1U/4Y5V/16V/Z	EXP A TXP4C
EXP A TXN4	C50	0.1U/4Y5V/16V/Z	EXP A TXN4C
EXP A TXP5	C51	0.1U/4Y5V/16V/Z	EXP A TXP5C
EXP A TXN5	C53	0.1U/4Y5V/16V/Z	EXP A TXN5C
EXP A TXP6	C55	0.1U/4Y5V/16V/Z	EXP A TXP6C
EXP A TXN6	C58	0.1U/4Y5V/16V/Z	EXP A TXN6C
EXP A TXP7	C61	0.1U/4Y5V/16V/Z	EXP A TXP7C
EXP A TXN7	C63	0.1U/4Y5V/16V/Z	EXP A TXN7C

EXP A TXP8_151 >>> EXP_A_TXP[8..15] [12]
EXP A TXN8_151 >>> EXP_A_TXN[8..15] [12]

EXP A TXP8	C70	0.1U/4Y5V/16V/Z	EXP A TXP8C
EXP A TXN8	C69	0.1U/4Y5V/16V/Z	EXP A TXN8C
EXP A TXP9	C92	0.1U/4Y5V/16V/Z	EXP A TXP9C
EXP A TXN9	C77	0.1U/4Y5V/16V/Z	EXP A TXN9C
EXP A TXP10	C85	0.1U/4Y5V/16V/Z	EXP A TXP10C
EXP A TXN10	C86	0.1U/4Y5V/16V/Z	EXP A TXN10C
EXP A TXP11	C91	0.1U/4Y5V/16V/Z	EXP A TXP11C
EXP A TXN11	C92	0.1U/4Y5V/16V/Z	EXP A TXN11C
EXP A TXP12	C97	0.1U/4Y5V/16V/Z	EXP A TXP12C
EXP A TXN12	C98	0.1U/4Y5V/16V/Z	EXP A TXN12C
EXP A TXP13	C99	0.1U/4Y5V/16V/Z	EXP A TXP13C
EXP A TXN13	C100	0.1U/4Y5V/16V/Z	EXP A TXN13C
EXP A TXP14	C103	0.1U/4Y5V/16V/Z	EXP A TXP14C
EXP A TXN14	C104	0.1U/4Y5V/16V/Z	EXP A TXN14C
EXP A TXP15	C108	0.1U/4Y5V/16V/Z	EXP A TXP15C
EXP A TXN15	C107	0.1U/4Y5V/16V/Z	EXP A TXN15C




PCI-E/16X-164P/BU-297C/PULLPUSH[11AC1-021164-A1R]





[11.21] -CK8PW01


EXP A RXP0_71 >>> EXP_A_RXP0[0..7] [12]
EXP A RXN0_71 >>> EXP_A_RXN0[0..7] [12]







EXP A RXP8_151 >>> EXP_A_RXP[8..15] [12]
EXP A RXN8_151 >>> EXP_A_RXN[8..15] [12]




GIGABYTE CORP.			
PCI EXPRESS X 16			
Title		Rev	
Size		1.11	
Custom		Document Number	
Date:		Sheet	
Thursday, August 17, 2006		20 of 41	
2		1	












PCI SLOT 1,2



PCI SLOT2


IDSEL(A23)
(D)IDSEL(A24)
(A)

GIGABYTE CORP.

PCI SLOT 1,2

Title			
PCI SLOT 1,2			
Size Custom	Document Number		Rev
	GA-M55S-S3		1.11
Date:	Thursday, August 17, 2006	Sheet	23 of 41


AZALIA CODEC




GIGABYTE CORP.

Title			
AZALIA-ALC883			
Size	Document Number		Rev
Custom	GA-M55S-S3		1.11
Date:	Thursday, August 17, 2006	Sheet	24 of 41



CODEC POWER/EMI PAD





FOR EMI




CD IN




SPDIF




AZALIA JACK




BTX AZALIA CONNECTOR




11NR6-403007-21



LINE-OUT




LINE-IN




MIC-IN




SURROUND




CEN/LFE



SURR BACK






AZALIA FRONT PANE




GIGABYTE CORP.





Title			
AUDIO JACK			
Size Custom	Document Number	GA-M55S-S3	Rev 1.11
Date:	Thursday, August 17, 2006	Sheet 25 of 41	




PRIMARY IDE CONNECTOR



GIGABYTE CORP.			
Title			
IDE CONNECTOR			
Size	Document Number	Rev	
B	GA-M55S-S3	1.11	
Date:	Sheet	26	of 41





1.4V@150mA Max

8A 三顆118度C
量測值 VCC15 電流:5.68A


850mA




1.4V+/-10%
3500mA 三顆109度C
量測值 VCC12 電流:3.38A

CLOSE R418

GIGABYTE CORP.




Title			VCC12 HT,VCCA25,PLL POWER
Size	Document Number	GA-M55S-S3	
Date	Thursday, August 17, 2006	Sheet	29 of 41












GIGABYTE CORP.			
Title			
POWER SEQUENCE POWER			
Size	Document Number	Rev	
	GA-M55S-S3	1.11	
Date:	Thursday, August 17, 2006	Sheet	30 of 41


ATX POWER CONNECTOR






DUAL BIOS SELECTION

	Main	Backup
GP030	0	1
GP028	1	0



Hardware Monitor circuits



GIGABYTE CORP.



FAN/HWMO

GA-M55S-S3



1.11

Date:	Thursday, August 17, 2006	Sheet	36	of	41
-------	---------------------------	-------	----	----	----



FRONT SIDE USB1



FRONT SIDE USB2





FRONT SIDE USB3



GIGABYTE CORP.


Title		
USB PORT		
Size B	Document Number	Rev
	GA-M55S-S3	1.11
Date:	Sheet	37 of 41



1. PHY address:00001
2. ENA_XC:Enable Auto-Crossover
3. RGMII_TX:Transmit clock not internally delayed
4. RGMII_RX:Receive clock transition when data transitions
5. Advertise all capabilities



[illegible]

NOT support interrupt mode





Single Color LED

D2  D1
Yellow



Title			
Marvell_88E1115_88E1116_88E3016			
Size	Document Number		Rev
	GA-M55S-S3		1.11
Date	Thursday, August 17, 2006	Sheet	39 of 41





GIGABYTE CORP.			
Title			
CURRENT_OUT			
Size	Document Number	Rev	
B			1.11
Date:	Thursday, August 17, 2006	Sheet	41 of 41