

Revision:1.0

[illegible]


GIGABYTE			
Title			
BLOCK DIAGRAM			
Size	Document Number		Rev
Custom	GA-M52L-S3		1.0
Date:	Thursday, August 23, 2007	Sheet	1 of 31

P-Code: U96058-0

[illegible][illegible]

GIGABYTE			
BOM & PCB MODIFY HISTORY			
Title			
Size	Document Number	GA-M52L-S3	Rev
Custom			1.0
Date:	Thursday, August 23, 2007	Sheet	2 of 31



BLOCK DIAGRAM



L0_CADIN_L[0..15] <L0_CADIN_L[0..15] <11>
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] <11>
L0_CLKIN_L[0..1] <L0_CLKIN_L[0..1] <11>
L0_CLKIN_H[0..1] <L0_CLKIN_H[0..1] <11>
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] <11>
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] <11>
L0_CLKOUT_L[0..1] <L0_CLKOUT_L[0..1] <11>
L0_CLKOUT_H[0..1] <L0_CLKOUT_H[0..1] <11>


CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B






GIGABYTE











Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Thursday, August 23, 2007	Sheet	4 of 31



















VLDT_RUN_B is connected to the VLDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.





GIGABYTE			
CPU POWER & GND			
File	Document Number	Rev	
	Custom	1.0	
Date:	Thursday, August 23, 2007	Sheet	7 of 31











N.B HEATSINK




BGASINK_NB[12SP2-01A002-51R_12SP2-01A002-52R_12SP2-01A002-53R]







GIGABYTE

Title			
MCP61D-HOST			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Thursday, August 23, 2007	Sheet	11 of 31



<19,20> AD[0..31] <-->






BIOS STRAP:


ACZ_SDOUT
-LFRAME


0 0 = LPC BIOS
0 1 = PCI BIOS
1 0 = SPI BIOS(Default)
1 1 = RESERVED

0.1 use LPC BIOS, 0.2
change to SPI BIOS














PCI SLOT 1, 2, 3







Hardware Monitor circuits



SYSTEM FAN
















CPU FAN





GIGABYTE

Title			FAN/HWMO
Size	Document Number	GA-M52L-S3	
Custom			Rev 1.0
Date:	Thursday, August 23, 2007	Sheet	21 of 31














GIGABYTE			
Title			
USB PORT			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Sheet	23	of 31



GIGABYTE			
Title			
AC97 ALC658			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Thursday, August 23, 2007	Sheet	24 of 31




CD IN



BLUE
LINE-IN

GREEN
LINE-OUT

PINK
MIC-IN



Orange
CEN/LFE


Black
Back Side
Speaker
Azalia Port G

Gray
Left & Right Side
Speaker


A3RJ13P/B/[11NR6-403006-01_11NR6-403006-02]
3RJ*15F/[11NR6-403004-11]

A3RJ13P/OBG/[11NR6-403006-71]
3RJ*15F/[11NR6-403004-31]

LINE OUT FRONT OUT




LINE-IN




MIC




SURROUND



CEN/LFE



SURR BACK





GIGABYTE

Title		
AUDIO JACK		
Size	Document Number	Rev
Custom	GA-M52L-S3	1.0
Date:	Thursday, August 23, 2007	Sheet 25 of 31

INTEL FRONT PANEL




PH/2*10K10,11,12,13,15,17,19/BK/2.54VAD/PA



For plug, unplug quickly.
 Make sure SB_PWOK is
 rising from Zero.




GIGABYTE			
FRONT PANEL			
File	Document Number		
Size	GA-M52L-S3		
Custom	Rev 1.0		
Date:	Sheet 26 of 31		

ATX POWER CONNECTOR





For Seasonic PSU
can't boot issue


Close to ATX PSU
connector




GIGABYTE			
Title			
Misc. PWR & ATX CONN			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Sheet	27	of 31










MDIO nvidia recommend pull-up to 3VDUAL









RTL8201 CL

RTSET PIN PULL DOWN
RTL8201BL: 5.9K/6/1
RTL8201CL: 2.9K/6/1

Enable: N-way, Full duplex, 100Mbps, Link
Down Power Saving
Disable: Isolate, Repeater Mode

RTL8139C+ should configure to MDux = 0, MLink=1
MDupActiveState = 0 MLinkActiveState = 1



GIGABYTE			
RTL 8201CL			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Thursday, August 23, 2007	Sheet	31 of 31