

8INXP 6 layer Schematics

Revision 1.01

SHEET	TITLE
1	COVER SHEET
2	BOM & PCB MODIFY HISTORY
3	BLOCK DIAGRAM
4,5,6	INTEL CPU_NORTHWOOD_478
7-10	MCH(GRANITE BAY) HOST; DDR; AGP,HUB LINK
11-13	ICH4
14	CLOCK GENERATOR (ICS950223)
15-17	DDR SDRAM DIMMS 1-4,TERMINATOR
18	AGP SLOT
19,20	PCI SLOT 1,2,3,4,5
21	IDE, FRONT USB, PCIRST#
22	LPIC10_IT8712
23	DUAL BIOS
24	COM, PRT, FDD, KB/MS, IR
25	AC97(ALC650)
26	AUDIO JACK, GAME PORT
27	FAN, H/W MONITOR
28	PANEL, STR LED, FANS ,CPU GN
29	VCORE PHASE PWM HIP 6301 + 6601
30	DDR POWER, 3VDUAL, VDDQ DC POWER
31	ATX CONN, DC POWER
32	KINNERETH R / KENAI 32


SHEET	TITLE
33	SERIAL ATA
34	PROMISE 20276-1
35	PROMISE 20276-1
36	DUAL POWER
37	BOM & PCB MODIFY HISTORY (2)
38	BOM & PCB MODIFY HISTORY (3)


ICH4 GPIO	FUNCTION	I/O	DEFAULT	HIGH	LOW	POWER PLANE
GPIO39	VRM FAN CTL	0	H	ENABLE	DISABLE	MAIN
GPIO41	GREEN LED	0	H	DISABLE	ENABLE	RESUME
GPIO7	DUAL BIOS	I	H	MAIN BIOS	BACKUP BIOS	MAIN
GPIO6	GREEN BTN	I	H	NORMAL	GREEN	MAIN
GPIO13	CNR PRIMARY DOWN	I	L	PRIMARY	SECONDARY	MAIN
GPIO19	DUAL BIOS	0	H	DEFAULT	MAIN BIOS	MAIN
GPIO20	DUAL BIOS	0	H	DEFAULT	BACKUP BIOS	MAIN
GPIO21	4 OR 6 CHANNEL	0	H	4 CHANNEL	6 CHANNEL	MAIN
GPIO24	LAN ENABLE	0	H	ENABLE	DISABLE	RESUME
GPIO25	POWER LED	0	H	PAGE 28	PAGE 28	RESUME
GPIO27	POWER LED	0	H	PAGE 28	PAGE 28	RESUME
GPIO28	DDR O.V.	0	H	DISABLE	ENABLE	RESUME
GPIO32	BIOS W.P.	0	H	PAGE 30	PAGE 30	MAIN
GPIO34	CPU O.V.	0	H	VID VOLTAGE	OVER VOLTAGE	MAIN
GPIO35	POWER LED	0	H	PAGE 28	PAGE 28	MAIN
GPIO36	AGP O.V.	0	H	PAGE 30	PAGE 30	MAIN
GPIO37	AGP O.V.	0	H	PAGE 30	PAGE 30	MAIN
GPIO38	DUAL POWER EN	0	H	DISABLE	ENABLE	MAIN
GPIO43	CLR PASSWORD	I	L	CLEAR	NORMAL	MAIN
ITE GPIO	FUNCTION	I/O	DEFAULT	HIGH	LOW	POWER PLANE
GP40	DDR O.V.	0	H	PAGE 30	PAGE 30	RESUME
GP53	DUAL POWER SEL	0	H	DISABLE	ENABLE	RESUME


PCB Size: 305*244 mm

		COMPONENT SIDE (1 oz. Copper) GND LAYER (1 oz. Copper) VCC LAYER (1 oz. Copper) INT2 LAYER (1 oz. Copper) GND LAYER (1 oz. Copper) SOLDER SIDE (1 oz. Copper)
GIGABYTE		
Title		
COVER SHEET		
Size	Document Number	Rev
Custom	GA-8INXP	1.01
Date:	Thursday, December 26, 2002	Sheet 1 of 35


8INXP BLOCK DIAGRAM










AGP
















GIGABYTE			
Title			
GRANITE(PWR)			
Size Custom	Document Number	GA-8INXP	Rev 1.01
Date:	Thursday, December 26, 2002	Sheet	9 of 35



Title				ICH4 1/3			
Size	Document Number						Rev
Custom	GA-8INXP						1.01
Date:	Thursday, December 26, 2002			Sheet	10	of	35




DDR SDRAM 1,3




Title		GIGABYTE	
Size		DDR UNBUFFERED 1,3	
Custom		GA-8INXP	
Date		Thursday, December 26, 2002	
Sheet		14 of 35	
Rev		1.01	

DDR SDRAM 2,4



IMPEDANCE TESTING COUPON




CBB0[0..7]	→	CBB0[0..7]	8,17
MAB0[0..12]	→	MAB0[0..12]	8,17
DQSB0[0..8]	→	DQSB0[0..8]	8,17
CKEB0[0..3]	→	CKEB0[0..3]	8,17
MDB0[0..63]	→	MDB0[0..63]	8,17
BAB0[0..1]	→	BAB0[0..1]	8,17




GIGABYTE		
DDR UNBUFFERED 2,4		
Title	Document Number	Rev
	GA-8INXP	1.01
Date	Thursday, December 26, 2002	Sheet 15 of 35

DDRVTT Decouple




每兩個排容之間放一個0603電容
0.10排容只上10個即可




NOTE: Place these decoupling capacitors close to VTT_MEM termination resistors. (one decoupling capacitor for each two R-packs)

DDR25V Decouple




DDR TERMINATION

CHANNEL A




CBA[0..7]	→	CBA[0..7]	8,15	CKEA[0..3]	→	CKEA[0..3]	8,15
MAA[0..12]	→	MAA[0..12]	8,15	MDA[0..63]	→	MDA[0..63]	8,15
DQSA[0..8]	→	DQSA[0..8]	8,15	BAA[0..1]	→	BAA[0..1]	8,15

DDRVTT Decouple




每兩個排容之間放一個0603電容
0.10排容只上10個即可





NOTE: Place these decoupling capacitors close to VTT_MEM termination resistors. (one decoupling capacitor for each two R-packs)

DDR25V Decouple



CHANNEL B




CBB[0..7]	→	CBB[0..7]	8,16	CKEB[0..3]	→	CKEB[0..3]	8,16
MAB[0..12]	→	MAB[0..12]	8,16	MDB[0..63]	→	MDB[0..63]	8,16
DQSB[0..8]	→	DQSB[0..8]	8,16	BAB[0..1]	→	BAB[0..1]	8,16


GIGABYTE

DDR TERM.


GA-8INXP

Title	Document Number	Rev
Size	Custom	1.01
Date	Thursday, December 26, 2002	Sheet 16 of 35







	NONE	PROMISE	LAN	S. ATA	ELSE
PC11	0	0	0	0	0
PC12	1	1	1	1	1
PC13	2	2	2	2	23
PC14	3	3	3	4	24
PC15	5	5	4	5	25
PROMISE		4			4
S. ATA				3	3
LAN			5		5
	R786 R787 R788 R789 R749 R750	R786 R787 R788 R789 R749 R750	R786 R787 R788 R789 R749 R750	R790 R791 R788 R789 R749 R750	U29 RN101




PC11	INTA#	IDSEL	REQ#
PC12	CFGA	AD16	-REQ0
PC13	FGAC	AD17	-REQ1
PC14	ACFG	AD18	-REQ2
PC15	ACFG	AD19	-REQ24
PROMISE	C	AD28	-REQ4
SERIAL ATA	G	AD26	-REQ3
LAN	F	AD25	-REQ5




PRIMARY IDE




PRIMARY IDE CONNECTOR





To FWH GPIO

**SECONDARY IDE**


SECONDARY IDE CONNECTOR




To FWH GPI1





FRONT SIDE USB1





FRONT SIDE USB2



IDE RESET




**FUSEVCC, GAMEVCC**






ADD WINBOUD FWH SEC. SOURCE

COM A, B





WAKE UP


RING IN





LPT




FDD





KBC/PS2



GIGABYTE			
COM,PRT,FDD,KB,IR			
Title	Document Number	Rev	1.01
Size	Custom	GA-8INXP	
Date	Thursday, December 26, 2002	Sheet	23 of 35




Hardware Monitor circuits




CPU FAN

+12V -->40 mils




SYSTEM FAN

+12V -->40 mils





POWER FAN




+12V -->40 mils



CPU Voltage ID output





SILABY CORP.			
Title			
HAREWARE MONITOR			
Size	Document Number	Rev	
Custom	GA-8INXP	1.01	
Date:	Thursday, December 26, 2002	Sheet	26 of 35





[illegible]

GP40: GP028		
2.5V :	H	H
2.6V :	L	H
2.7V :	H	L
2.78V:	L	L

GIGABYTE			
Title			
DDR POWER			
Size	Document Number		Rev
Custom	GA-8INXP		1.01
Date:	Thursday, December 26, 2002	Sheet	29 of 35















T0SC1 co-layout with TX1
T0SC1 co-layout with TX1

SiI3112 REV1.21(10HP2-F23122-20)






1. TX+/- & RX+/- 儘可能Reference GND, 換層時須在其Via hole旁5mil處左右各打一個GND Via.
1. TX+/- & RX+/- 兩旁最好能包地.



GIGABYTE			
Silicon Image SiI3112(S-ATA)			
File	Document Number	Rev	1.01
Size	Custom	GA-8INXP	
Date	Thursday, December 26, 2002	Sheet	32 of 35



SWAP



附件三

GIGABYTE TECHNOLOGY CORPORATION			
Title			
ATA133 & IDE RAID			
Size	Document Number	GA-8INXP	Rev 1.01
Date	Thursday, December 26, 2002	Sheet 34	of 35

