


SHEET TITLE

01	COVER SHEET
02	BLOCK DIAGRAM
03	BOM & PCB MODIFY HISTORY
04	P4_LGA775_A
05	P4_LGA775_B
06	P4_LGA775_C
07	P4_LGA775_D
08	GMCH-GRANTS DALE_HOST
09	GMCH-GARNTSDALE_DDR
10	GMCH-GRANTS DALE_PCI E, DMI
11	GMCH-GRANTS DALE_INT VGA
12	GMCH-GRANTS DALE_GND
13	GMCH-GRANTS DALE_PWR
14	DDR II CHANNEL A 1,2
15	DDR II CHANNEL A 3
16	DDR II CHANNEL B 1,2
17	DDR II CHANNEL B 3
18	DDR II TERMINATION
19	PCI EXPRESS*16 SLOT
20	ICH6 PCI, USB, DMI, LAN
21	ICH6 IDE, GPIO, SATA, CTRL
22	ICH6 VCC, GND
23	FWH
24	GB/CK410M CLOCK.
25	PCI SLOT 1, 2, 3
26	PCI EXPRESS*1 SLOT 1,2,3
27	H/W MONITOR



SHEET TITLE

28	IDE
29	KB_PS2, GAME PORT
30	FRONT PANEL
31	FRONT USB CONNECTOR
32	CPU_FAN & SYS_FAN
33	AZALIA CODEC ALC880
34	AUDIO JACK 1
35	AUDIO JACK 2
36	MARVELL 88E8001 LAN
37	DISCRETE POWER
38	CYPRESS USB HUB
39	ITE 8712GB
40	COM_LPT
41	MARVELL 88E8050 LAN
42	SATA 3114
43	TI 1394B-1
44	TI 1394B-2
45	ATX POWER CONN.
46	DPS-1
47	DPS-2
48	DPS-3
49	TABLE



BLOCK DIAGRAM










<i>Intel Confidential</i>			
Title			
BOM & PCB MODIFY HISTORY			
Size Custom	Document Number	8GPNXP DUO	Rev 1.01
Date:	星期四, 七月 22, 2004	Sheet	3 of 49




SP cap 料號: 10CL3-201000-11



SP-CAP X 4PCS





Note:

VCCA & VCOREPLL
define doesn't same as
old P4 design kit

As close as possible to
CPU socket

Trace width doesn't
less than 12 Mil

Place outside of CPU socket

改排阻

Please inside CPU socket



Intel Confidential

P4_LGA775-B

8GPNXP DUO

Rev 1.01



Date: 星期四, 七月 22, 2004 Sheet 6 of 49




[6,8] GTL_DET


Intel Confidential

Title			P4_LGA775-D
Size	Document Number	8GPNXP DUO	
Custom			Rev 1.01
Date:	星期四, 七月 22, 2004	Sheet	7 of 49













www.kyhuatinh.com





For DVO Function
















www.kyuhuatvithinh.com











EXP A TXP[0..15] >>> EXP_A_TXP[0..15] [10]
EXP A TXN[0..15] >>> EXP_A_TXN[0..15] [10]

EXP A RXP[0..15] >>> EXP_A_RXP[0..15] [10]
EXP A RXN[0..15] >>> EXP_A_RXN[0..15] [10]

EXP A TXP0	C70	0.1uF/6V/25V	EXP A TXP0C
EXP A TXN0	C71	0.1uF/6V/25V	EXP A TXN0C
EXP A TXP1	C72	0.1uF/6V/25V	EXP A TXP1C
EXP A TXN1	C73	0.1uF/6V/25V	EXP A TXN1C
EXP A TXP2	C74	0.1uF/6V/25V	EXP A TXP2C
EXP A TXN2	C75	0.1uF/6V/25V	EXP A TXN2C
EXP A TXP3	C76	0.1uF/6V/25V	EXP A TXP3C
EXP A TXN3	C77	0.1uF/6V/25V	EXP A TXN3C
EXP A TXP4	C78	0.1uF/6V/25V	EXP A TXP4C
EXP A TXN4	C79	0.1uF/6V/25V	EXP A TXN4C
EXP A TXP5	C80	0.1uF/6V/25V	EXP A TXP5C
EXP A TXN5	C81	0.1uF/6V/25V	EXP A TXN5C
EXP A TXP6	C82	0.1uF/6V/25V	EXP A TXP6C
EXP A TXN6	C83	0.1uF/6V/25V	EXP A TXN6C
EXP A TXP7	C84	0.1uF/6V/25V	EXP A TXP7C
EXP A TXN7	C85	0.1uF/6V/25V	EXP A TXN7C
EXP A TXP8	C86	0.1uF/6V/25V	EXP A TXP8C
EXP A TXN8	C87	0.1uF/6V/25V	EXP A TXN8C
EXP A TXP9	C88	0.1uF/6V/25V	EXP A TXP9C
EXP A TXN9	C89	0.1uF/6V/25V	EXP A TXN9C
EXP A TXP10	C90	0.1uF/6V/25V	EXP A TXP10C
EXP A TXN10	C91	0.1uF/6V/25V	EXP A TXN10C
EXP A TXP11	C92	0.1uF/6V/25V	EXP A TXP11C
EXP A TXN11	C93	0.1uF/6V/25V	EXP A TXN11C
EXP A TXP12	C94	0.1uF/6V/25V	EXP A TXP12C
EXP A TXN12	C95	0.1uF/6V/25V	EXP A TXN12C
EXP A TXP13	C96	0.1uF/6V/25V	EXP A TXP13C
EXP A TXN13	C97	0.1uF/6V/25V	EXP A TXN13C
EXP A TXP14	C98	0.1uF/6V/25V	EXP A TXP14C
EXP A TXN14	C99	0.1uF/6V/25V	EXP A TXN14C
EXP A TXP15	C100	0.1uF/6V/25V	EXP A TXP15C
EXP A TXN15	C101	0.1uF/6V/25V	EXP A TXN15C










SB_HEATSINK

1X

2X


P/N:12SP2-100002-11









Intel Confidential




Title				Rev 1.01
PCI E SLOT 1, 2, 3				
Size B	Document Number 8GPNXP DUO			Rev 1.01
Date:	星期四, 七月 22, 2004	Sheet	25 of 49	








For dual power







PRIMARY IDE CONNECTOR









INTEL FRONT PANEL



3 PIN POWER LED
LAYOUT PLACE CLOSE
TO F_PANEL



PREVENT S0 W/O CPU, GREEN IS ON.



BUZZER










Intel Confidential

Title			
FRONT PANEL			
Size	Document Number	Rev	
Custom	8GPNXP DUO	1.01	
Date	星期四, 七月 22, 2004	Sheet	30 of 49


FRONT USB

ICH5 USB2.0



Intel Confidential			
Title			
FRONT USB CONNECTOR			
Size			
Document Number			
8GPNXP DUO			
Rev			
1.01			
Date: 星期四, 七月 22, 2004			
Sheet 31 of 49			


RS2 CLOSE CPU VR MOSFET



Depend on location of RS2



+12V不需預留330uF電容



If use PBSS5240 1pcs : (with airflow)

CPUFAN_VCC=12V: Temp=33 deg

CPUFAN_VCC=11V: Temp=62 deg


CPUFAN_VCC=10V: Temp=86 deg



CPUFAN_VCC= 9V: Temp=117 deg

```
CPUFAN_VCC= 8V: Temp>122 deg
```


Intel Confidential			
Title			
FAN CONTROL			
Size B	Document Number 8GPNXP DUO	Rev 1.01	
Date: 星期四, 七月 22, 2004	Sheet 32	of 49	

"\$" means for ALC880 only
 "*" means for CMI9880 only







When CMI9880
CR84 = 150ohm
CR86 = 150ohm
CR93 = 47K ohm




When ALC880
CR84 = 8.2Kohm
CR86 = 3.2Kohm
CR93 = DNI




LINE OUT FRONT OUT




LINE-IN



MIC




CD IN




Azalia Jack
Normal --> pin4/pin3 open
Plug jack --> pin4/pin3 close


CMI9880 Port A is Side SURROUND, Port H is Back SURROUND
ALC880 Port A is SURROUND, Port H is SIDE




SURROUND



CEN/LFE




SURR BACK




Intel Confidential

Title	AUDIO JACK		
Size	Document Number	8GPNXP DUO	Rev
Custom			1.01
Date	星期四, 七月 22, 2004	Sheet	34 of 49

www.kythuativitinh.com








- # Layout Check 注意事項
- 1. LU1 Pin129 需下內層GND, 打 12 VIA
 - 2. 3VDUAL, VCC3, VDD15_L, AVDD25_L 至少走20mil寬, 並且電容擺設每兩pin至少放一顆Bypass Cap.
 - 3. X'TAL 25MHz 兩訊號線, TRACE 愈短愈好, 線寬12mil
 - 4. MDI正負0-3, TRACE 8:7:8, 每對之間保持 40mil

POWER DECOUPLING CAP.




GIGABYTE THCHNOLOGIES, INC.

Title			MARVELL 88E8001		
Size			86PNXP DUO		
Date			Rev 1.01		
Sheet			36 of 49		








Foot Print Change




PLACE NEAR VGA_COMB CONNECTOR



[38] PD[0..7] ↔ PD[0..7]





GIGABYTE TECHNOLOGIES, INC.

Title			
COM & IR & LPT PORT & FLOOPY			
Size	Document Number	8GPNXP DUO	
B		Rev 1.01	
Date:	星期四, 七月 22, 2004	Sheet	39 of 49















WIDER TRACE FOR POWER





ITE8212F


GIGARAID


GIGABYTE THCHNOLOGIES, INC.			
Title			
ITE GIGARAID			
Size	Document Number	Rev	
Custom		1.01	
Date:	星期四, 七月 22, 2004	Sheet	41 of 49















DUAL POWER



GIGABYTE THCNOLOGIES , INC.

Title		DPS-3	Rev 1.01
Size	Document Number	8GPNXP DUO	
Date:	星期四, 七月 22, 2004	Sheet	48 of 49

ATX PWOK
ICH6 GPIO Table:

NAME	PWR LANE	USAGE	NAME	PWR LANE	USAGE
GPI0	V5REF	M/B ID (-REQ6)	GPI41	VCC3	M/B ID
GPI1	V5REF	-REQ5	GP048	VCC3	-GNT4
GPI2	V5REF	-PIRQE	GP049	V-CPUIO	CPUPWOK
GPI3	V5REF	-PIRQF			
GPI4	V5REF	-PIRQG			
GPI5	V5REF	-PIRQH			
GPI6	VCC3	-SLP_BTN			
GPI7	VCC3	DUAL BIOS			
GPI8	3VDAUL	-LANWAKE			
GPI9	3VDAUL	-USB0C4			
GPI10	3VDAUL	-USB0C5			
GPI11	3VDAUL	-SMBALT			
GPI12	VCC3	ATX DET			
GPI13	3VDAUL	-LPCPME			
GPI14	3VDAUL	-USB0C6			
GPI15	3VDAUL	-USB0C7			
GP016	VCC3	CPU OV1 (-GNT6)			
GP017	VCC3	-GNT5			
GP018	VCC3	CPU OV2			
GP019	VCC3	DUAL BIOS			
GP020	VCC3	BIOS T-BLOCK			
GP021	VCC3	DUAL BIOS			
GP023	VCC3	DDR OV0			
GPI024	3VDAUL	GREEN LED			
GPI025	3VDAUL	DDR OV1			
GPI26	VCC3	SATA GP0			
GPI027	3VDAUL	+PWRLED			
GPI028	3VDAUL	-PWRLED			
GPI29	VCC3	SATA GP1			
GPI30	VCC3	SATA GP2			
GPI31	VCC3	SATA GP3			
GPI032	VCC3	BIOS WP			
GPI033	VCC3	AZALIA DET			
GPI034	VCC3	PWRLED			
GPI40	V5REF	-REQ4			

PWROK/RESET Table:

ITE8712BHX PIN	NET NAME	TARGET
PIN62/-PCIRST1	-PCIE_RST	1. PCI-E * 1 Slot1 2. PCI-E * 1 Slot2 3. PCI-E * 1 Slot3 4. PCI-E * 16 Slot
PIN64/-PCIRST2	-PFMRST2	1. Onboard PCI Lan 2. Onboard 1394 Chip 3. OnBoard FWH
PIN65/-PCIRST3	-PFMRST1	1. Onboard PCI-E Lan 2. Onboard SATA Chip 3. GMCH
PIN63/PWROK1	PWROK1	1. GMCH 2. ICH6 3. 5VDUAL SWITCH
PIN109/PWROK2	-THERM	1. ICH6
ICH6 -PCIRST		1. PCI Slot1 1. PCI Slot2
ICH6 -PFMRST		1. GMCH 2. IDE 3. LPC IO 4. 74HC14 Input
ATX PWOK	PWOK	1. LPC IO 2. DPS
PIN115/-PCIRST4	-IDERST	Reserved For IDE

GIGABYTE THCNOLOGIES , INC.

Title			GPIO/RESET TABLE	
Size			Document Number	
Custom			8GPNXP DUO	
Date:			Rev	1.01
星期日, 七月 22, 2004			Sheet	49 of 49